1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <bootblock_common.h>
#include <device/pnp_ops.h>
#include <superio/ite/common/ite.h>
#include <superio/ite/common/ite_gpio.h>
#include <superio/ite/it8659e/it8659e.h>
#if CONFIG_UART_FOR_CONSOLE == 0
#define UART_DEV PNP_DEV(0x2e, IT8659E_SP1)
#elif CONFIG_UART_FOR_CONSOLE == 1
#define UART_DEV PNP_DEV(0x2e, IT8659E_SP2)
#else
#error "Wrong UART_FOR_CONSOLE setting"
#endif
#define GPIO_DEV PNP_DEV(0x2e, IT8659E_GPIO)
static void ite_set_gpio_iobase(u16 iobase)
{
pnp_enter_conf_state(GPIO_DEV);
pnp_set_logical_device(GPIO_DEV);
pnp_set_iobase(GPIO_DEV, PNP_IDX_IO1, iobase);
pnp_exit_conf_state(GPIO_DEV);
}
void bootblock_mainboard_early_init(void)
{
/* Internal VCC_OK */
ite_reg_write(GPIO_DEV, 0x23, 0x40);
/* Set pin native functions */
ite_reg_write(GPIO_DEV, 0x26, 0xc0);
/* Pin28 as GP41 - PC speaker */
ite_reg_write(GPIO_DEV, 0x28, 0x02);
/* Set GPIOs exposed on pin header as GPIO functions */
ite_reg_write(GPIO_DEV, 0x29, 0xc0);
/* Sets a reserved bit6 to reflect original FW configuration */
ite_reg_write(GPIO_DEV, 0x2c, 0xc9);
ite_kill_watchdog(GPIO_DEV);
/* GP41 - PC Speaker configuration */
ite_gpio_setup(GPIO_DEV, 41, ITE_GPIO_OUTPUT, ITE_GPIO_SIMPLE_IO_MODE,
ITE_GPIO_CONTROL_DEFAULT);
ite_set_gpio_iobase(0xa00);
ite_enable_serial(UART_DEV, CONFIG_TTYS0_BASE);
}
|
