blob: 4f0cbaaa62a988fbffebeb35697de08e1c1d1f09 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Sage Electronic Engineering, LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef GPIO_FTNS_H
#define GPIO_FTNS_H
void configure_gpio(uintptr_t base_addr, u32 iomux_gpio, u8 iomux_ftn, u32 gpio, u32 setting);
#define IOMUX_OFFSET 0xD00
#define GPIO_OFFSET 0x1500
//
// Based on PC Engines APU2C schematics
// http://www.pcengines.ch/schema/apu2c.pdf
//
#define IOMUX_GPIO_32 0x59 // MODESW
#define IOMUX_GPIO_49 0x40 // STRAP0
#define IOMUX_GPIO_50 0x41 // STRAP1
#define IOMUX_GPIO_51 0x42 // PE3 Reset
#define IOMUX_GPIO_55 0x43 // PE4 Reset
#define IOMUX_GPIO_57 0x44 // LED1#
#define IOMUX_GPIO_58 0x45 // LED2#
#define IOMUX_GPIO_59 0x46 // LED3#
#define IOMUX_GPIO_64 0x47 // PE3_WDIS
#define IOMUX_GPIO_66 0x5B // SPKR
#define IOMUX_GPIO_68 0x48 // PE4_WDIS
#define IOMUX_GPIO_71 0x4D // PROCHOT
#define GPIO_32 0x164 // MODESW
#define GPIO_49 0x100 // STRAP0
#define GPIO_50 0x104 // STRAP1
#define GPIO_51 0x108 // PE3 Reset
#define GPIO_55 0x10C // PE4 Reset
#define GPIO_57 0x110 // LED1#
#define GPIO_58 0x114 // LED2#
#define GPIO_59 0x118 // LED3#
#define GPIO_64 0x11C // PE3_WDIS
#define GPIO_66 0x16C // SPKR
#define GPIO_68 0x120 // PE4_WDIS
#define GPIO_71 0x134 // PROCHOT
#define GPIO_OUTPUT_ENABLE 23
#define GPIO_OUTPUT_VALUE 22
#define GPIO_PULL_DOWN_ENABLE 21
#define GPIO_PULL_UP_ENABLE 20
#endif /* GPIO_FTNS_H */
|
