blob: 17f05020808bfa910f70fce0fd08ca7035eb045e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
if BOARD_MSI_MS9652_FAM10
config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y
select ARCH_X86
select CPU_AMD_SOCKET_F_1207
select DIMM_DDR2
select DIMM_REGISTERED
select NORTHBRIDGE_AMD_AMDFAM10
select SOUTHBRIDGE_NVIDIA_MCP55
select MCP55_USE_NIC
select MCP55_USE_AZA
select SUPERIO_WINBOND_W83627EHG
select HAVE_BUS_CONFIG
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select HAVE_ACPI_TABLES
select HAVE_OPTION_TABLE
select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_512
select RAMINIT_SYSINFO
select ENABLE_APIC_EXT_ID
select AMDMCT
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select QRANK_DIMM_SUPPORT
config MAINBOARD_DIR
string
default msi/ms9652_fam10
config DCACHE_RAM_BASE
hex
default 0xc4000
config DCACHE_RAM_SIZE
hex
default 0x0c000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x04000
config GENERATE_PIRQ_TABLE
bool
default y
# Define to 0 because the IRQ slot count is
# determined dynamically for this board.
config IRQ_SLOT_COUNT
int
default 0
config MAX_CPUS
int
default 8
config MAX_PHYSICAL_CPUS
int
default 2
config LOGICAL_CPUS
bool
default y
config IOAPIC
bool
default y
config SMP
bool
default y
config STACK_SIZE
hex
default 0x20000
config HEAP_SIZE
hex
default 0x20000
config USE_OPTION_TABLE
bool
default n
config MAINBOARD_PART_NUMBER
string
default "MS-9652"
config RAMBASE
hex
default 0x200000
config TTYS0_BAUD
int
default 115200
config TTYS0_BASE
hex
default 0x3f8
config TTYS0_LCS
int
default 3
config DEFAULT_CONSOLE_LOGLEVEL
int
default 9
config MAXIMUM_CONSOLE_LOGLEVEL
int
default 9
config MAINBOARD_POWER_ON_AFTER_POWER_FAIL
bool
default y
config CONSOLE_SERIAL8250
bool
default y
config PCI_ROM_RUN
bool
default y
config USBDEBUG
bool
default n
config HT_CHAIN_UNITID_BASE
hex
default 0x20
config HT_CHAIN_END_UNITID_BASE
hex
default 0x00
config SB_HT_CHAIN_ON_BUS0
int
default 1
config VAR_MTRR_HOLE
bool
default n
config SERIAL_CPU_INIT
bool
default y
config APIC_ID_OFFSET
hex
default 0x00
config LIFT_BSP_APIC_ID
bool
default 1
config RAMTOP
hex
default 0x1000000
config MEM_TRAIN_SEQ
int
default 2
config WAIT_BEFORE_CPUS_INIT
bool
default n
config AMD_UCODE_PATCH_FILE
string
default "mc_patch_01000096.h"
config HT3_SUPPORT
bool
default y
config MCP55_PCI_E_X_0
int
default 1
endif # BOARD_MSI_MS9652_FAM10
|