1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
## SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/i945
device domain 0 on
device pci 00.0 on # Host bridge
subsystemid 0x17aa 0x2017
end
device pci 01.0 on # PEG
device pci 00.0 on end # VGA
end
chip southbridge/intel/i82801gx
device pci 1c.0 on # PCI Express Port 1
subsystemid 0x17aa 0x2011
end
device pci 1c.1 on # PCI Express Port 2
subsystemid 0x17aa 0x2011
end
device pci 1c.2 on # PCI Express Port 3
subsystemid 0x17aa 0x2011
end
device pci 1c.3 on # PCI Express Port 4
subsystemid 0x17aa 0x2011
end
device pci 1e.0 on # PCI Bridge
chip southbridge/ti/pci1x2x
device pci 00.0 on
subsystemid 0x17aa 0x2013
end
end
end
device pci 1f.0 on # PCI-LPC bridge
chip superio/nsc/pc87384
device pnp 2e.2 off # Serial Port / IR
irq 0x70 = 3
end
end
end
device pci 1f.3 on # SMBUS
chip drivers/i2c/ck505
register "mask" = "{ 0xff, 0xff, 0xff,
0xff, 0xff, 0xff, 0xff, 0xff }"
# vendor clockgen setup
register "regs" = "{ 0x6d, 0xff, 0xff,
0x20, 0x41, 0x7f, 0x18, 0x00 }"
device i2c 69 on end
end
end
end
end
end
|
