1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2015 Timothy Pearson <tpearson@raptorengineeringinc.com>, Raptor Engineering
* Copyright (C) 2012 secunet Security Networks AG
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; version 2 of
* the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
// __PRE_RAM__ means: use "unsigned" for device, not a struct.
#include <stdint.h>
#include <string.h>
#include <arch/io.h>
#include <cpu/x86/lapic.h>
#include <cpu/x86/msr.h>
#include <cpu/x86/tsc.h>
#include <cbmem.h>
#include <lib.h>
#include <pc80/mc146818rtc.h>
#include <console/console.h>
#include <southbridge/intel/i82801ix/i82801ix.h>
#include <northbridge/intel/gm45/gm45.h>
#include <cpu/intel/romstage.h>
#define LPC_DEV PCI_DEV(0, 0x1f, 0)
#define MCH_DEV PCI_DEV(0, 0, 0)
#define HYBRID_GRAPHICS_INTEGRATED_ONLY 0
#define HYBRID_GRAPHICS_DISCRETE_ONLY 1
#define HYBRID_GRAPHICS_SWITCHABLE 2
#define HYBRID_GRAPHICS_GP_LVL_BITS 0x004a0000
#define HYBRID_GRAPHICS_GP_LVL2_BITS 0x00020000
#define HYBRID_GRAPHICS_DETECT_GP_BITS 0x00000010
#define HYBRID_GRAPHICS_INT_CLAIM_VGA 0x2
#define HYBRID_GRAPHICS_SEC_VGA_EN 0x2
static void hybrid_graphics_configure_switchable_graphics(bool enable)
{
uint32_t tmp;
if (enable) {
/* Disable integrated graphics legacy VGA cycles */
tmp = pci_read_config16(MCH_DEV, D0F0_GGC);
pci_write_config16(MCH_DEV, D0F0_GGC, tmp | HYBRID_GRAPHICS_INT_CLAIM_VGA);
/* Enable secondary VGA controller */
tmp = pci_read_config16(MCH_DEV, D0F0_DEVEN);
pci_write_config16(MCH_DEV, D0F0_DEVEN, tmp | HYBRID_GRAPHICS_SEC_VGA_EN);
}
else {
/* Enable integrated graphics legacy VGA cycles */
tmp = pci_read_config16(MCH_DEV, D0F0_GGC);
pci_write_config16(MCH_DEV, D0F0_GGC, tmp & ~HYBRID_GRAPHICS_INT_CLAIM_VGA);
/* Disable secondary VGA controller */
tmp = pci_read_config16(MCH_DEV, D0F0_DEVEN);
pci_write_config16(MCH_DEV, D0F0_DEVEN, tmp & ~HYBRID_GRAPHICS_SEC_VGA_EN);
}
}
static void hybrid_graphics_set_up_gpio(void)
{
uint32_t tmp;
/* Enable hybrid graphics GPIO lines */
tmp = inl(DEFAULT_GPIOBASE + GP_IO_USE_SEL);
tmp = tmp | HYBRID_GRAPHICS_GP_LVL_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_IO_USE_SEL);
tmp = inl(DEFAULT_GPIOBASE + GP_IO_USE_SEL2);
tmp = tmp | HYBRID_GRAPHICS_GP_LVL2_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_IO_USE_SEL2);
/* Set hybrid graphics control GPIO lines to output */
tmp = inl(DEFAULT_GPIOBASE + GP_IO_SEL);
tmp = tmp & ~HYBRID_GRAPHICS_GP_LVL_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_IO_SEL);
tmp = inl(DEFAULT_GPIOBASE + GP_IO_SEL2);
tmp = tmp & ~HYBRID_GRAPHICS_GP_LVL2_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_IO_SEL2);
/* Set hybrid graphics detect GPIO lines to input */
tmp = inl(DEFAULT_GPIOBASE + GP_IO_SEL);
tmp = tmp | HYBRID_GRAPHICS_DETECT_GP_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_IO_SEL);
}
static bool hybrid_graphics_installed(void)
{
if (inl(DEFAULT_GPIOBASE + GP_LVL) & HYBRID_GRAPHICS_DETECT_GP_BITS)
return false;
else
return true;
}
static void hybrid_graphics_switch_to_integrated_graphics(void)
{
uint32_t tmp;
/* Disable switchable graphics */
hybrid_graphics_configure_switchable_graphics(false);
/* Configure muxes */
tmp = inl(DEFAULT_GPIOBASE + GP_LVL);
tmp = tmp & ~HYBRID_GRAPHICS_GP_LVL_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_LVL);
tmp = inl(DEFAULT_GPIOBASE + GP_LVL2);
tmp = tmp & ~HYBRID_GRAPHICS_GP_LVL2_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_LVL2);
}
static void hybrid_graphics_switch_to_discrete_graphics(void)
{
uint32_t tmp;
/* Disable switchable graphics */
hybrid_graphics_configure_switchable_graphics(false);
/* Configure muxes */
tmp = inl(DEFAULT_GPIOBASE + GP_LVL);
tmp = tmp | HYBRID_GRAPHICS_GP_LVL_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_LVL);
tmp = inl(DEFAULT_GPIOBASE + GP_LVL2);
tmp = tmp | HYBRID_GRAPHICS_GP_LVL2_BITS;
outl(tmp, DEFAULT_GPIOBASE + GP_LVL2);
}
static void hybrid_graphics_switch_to_dual_graphics(void)
{
/* Enable switchable graphics */
hybrid_graphics_configure_switchable_graphics(true);
}
static void default_southbridge_gpio_setup(void)
{
outl(0x197e23fe, DEFAULT_GPIOBASE + GP_IO_USE_SEL);
outl(0xe1a66dfe, DEFAULT_GPIOBASE + GP_IO_SEL);
outl(0xe3faef3f, DEFAULT_GPIOBASE + GP_LVL);
/* Disable blink [31:0]. */
outl(0x00000000, DEFAULT_GPIOBASE + GPO_BLINK);
/* Set input inversion [31:0]. */
outl(0x00000102, DEFAULT_GPIOBASE + GPI_INV);
/* Enable GPIOs [60:32]. */
outl(0x030306f6, DEFAULT_GPIOBASE + GP_IO_USE_SEL2);
/* Set input/output mode [60:32] (0 == out, 1 == in). */
outl(0x1f55f9f1, DEFAULT_GPIOBASE + GP_IO_SEL2);
/* Set gpio levels [60:32]. */
outl(0x1dffff53, DEFAULT_GPIOBASE + GP_LVL2);
}
static void early_lpc_setup(void)
{
/* Set up SuperIO LPC forwards */
/* Configure serial IRQs.*/
pci_write_config8(LPC_DEV, D31F0_SERIRQ_CNTL, 0xd0);
/* Map COMa on 0x3f8, COMb on 0x2f8. */
pci_write_config16(LPC_DEV, D31F0_LPC_IODEC, 0x0010);
pci_write_config16(LPC_DEV, D31F0_LPC_EN, 0x3f0f);
pci_write_config32(LPC_DEV, D31F0_GEN1_DEC, 0x7c1601);
pci_write_config32(LPC_DEV, D31F0_GEN2_DEC, 0xc15e1);
pci_write_config32(LPC_DEV, D31F0_GEN3_DEC, 0x1c1681);
}
void main(unsigned long bist)
{
sysinfo_t sysinfo;
int s3resume = 0;
int cbmem_initted;
u16 reg16;
/* basic northbridge setup, including MMCONF BAR */
gm45_early_init();
if (bist == 0)
enable_lapic();
/* First, run everything needed for console output. */
i82801ix_early_init();
early_lpc_setup();
console_init();
printk(BIOS_DEBUG, "running main(bist = %lu)\n", bist);
reg16 = pci_read_config16(LPC_DEV, D31F0_GEN_PMCON_3);
pci_write_config16(LPC_DEV, D31F0_GEN_PMCON_3, reg16);
if ((MCHBAR16(SSKPD_MCHBAR) == 0xCAFE) && !(reg16 & (1 << 9))) {
printk(BIOS_DEBUG, "soft reset detected, rebooting properly\n");
gm45_early_reset();
}
default_southbridge_gpio_setup();
uint8_t hybrid_graphics_mode = HYBRID_GRAPHICS_INTEGRATED_ONLY;
get_option(&hybrid_graphics_mode, "hybrid_graphics_mode");
/* Set up hybrid graphics */
hybrid_graphics_set_up_gpio();
if (hybrid_graphics_installed()) {
/* Select appropriate hybrid graphics device */
printk(BIOS_DEBUG, "Hybrid graphics available, setting mode %d\n", hybrid_graphics_mode);
if (hybrid_graphics_mode == HYBRID_GRAPHICS_INTEGRATED_ONLY)
hybrid_graphics_switch_to_integrated_graphics();
else if (hybrid_graphics_mode == HYBRID_GRAPHICS_DISCRETE_ONLY)
hybrid_graphics_switch_to_discrete_graphics();
else if (hybrid_graphics_mode == HYBRID_GRAPHICS_SWITCHABLE)
hybrid_graphics_switch_to_integrated_graphics();
/* Switchable graphics are fully enabled after raminit */
/* FIXME
* Enabling switchable graphics prevents bootup!
* Debug and fix appropriately...
*/
}
else {
printk(BIOS_DEBUG, "Hybrid graphics not installed\n");
hybrid_graphics_switch_to_integrated_graphics();
}
/* ASPM related setting, set early by original BIOS. */
DMIBAR16(0x204) &= ~(3 << 10);
/* Check for S3 resume. */
const u32 pm1_cnt = inl(DEFAULT_PMBASE + 0x04);
if (((pm1_cnt >> 10) & 7) == 5) {
#if CONFIG_HAVE_ACPI_RESUME
printk(BIOS_DEBUG, "Resume from S3 detected.\n");
s3resume = 1;
/* Clear SLP_TYPE. This will break stage2 but
* we care for that when we get there.
*/
outl(pm1_cnt & ~(7 << 10), DEFAULT_PMBASE + 0x04);
#else
printk(BIOS_DEBUG, "Resume from S3 detected, but disabled.\n");
#endif
}
/* RAM initialization */
enter_raminit_or_reset();
memset(&sysinfo, 0, sizeof(sysinfo));
sysinfo.spd_map[0] = 0x50;
sysinfo.spd_map[2] = 0x51;
sysinfo.enable_igd = 1;
sysinfo.enable_peg = 0;
get_gmch_info(&sysinfo);
raminit(&sysinfo, s3resume);
const u32 deven = pci_read_config32(MCH_DEV, D0F0_DEVEN);
/* Disable D4F0 (unknown signal controller). */
pci_write_config32(MCH_DEV, D0F0_DEVEN, deven & ~0x4000);
init_pm(&sysinfo, 0);
i82801ix_dmi_setup();
gm45_late_init(sysinfo.stepping);
i82801ix_dmi_poll_vc1();
MCHBAR16(SSKPD_MCHBAR) = 0xCAFE;
/* Enable ethernet. */
RCBA32(0x3414) &= ~0x20;
RCBA32(0x0238) = 0x00543210;
RCBA32(0x0240) = 0x009c0b02;
RCBA32(0x0244) = 0x00a20b1a;
RCBA32(0x0248) = 0x005402cb;
RCBA32(0x0254) = 0x00470966;
RCBA32(0x0258) = 0x00470473;
RCBA32(0x0260) = 0x00e90825;
RCBA32(0x0278) = 0x00bc0efb;
RCBA32(0x027c) = 0x00c00f0b;
RCBA32(0x0280) = 0x00670000;
RCBA32(0x0284) = 0x006d0000;
RCBA32(0x0288) = 0x00600b4e;
RCBA32(0x1e10) = 0x00020800;
RCBA32(0x1e18) = 0x36ea00a0;
RCBA32(0x1e80) = 0x000c0801;
RCBA32(0x1e84) = 0x000200f0;
RCBA32(0x2028) = 0x04c8f95e;
RCBA32(0x202c) = 0x055c095e;
RCBA32(0x204c) = 0x001ffc00;
RCBA32(0x2050) = 0x00100fff;
RCBA32(0x2090) = 0x37000000;
RCBA32(0x20b0) = 0x0c000000;
RCBA32(0x20d0) = 0x09000000;
RCBA32(0x20f0) = 0x05000000;
RCBA32(0x3400) = 0x0000001c;
RCBA32(0x3410) = 0x00100461;
RCBA32(0x3414) = 0x00000000;
RCBA32(0x341c) = 0xbf4f001f;
RCBA32(0x3420) = 0x00000000;
RCBA32(0x3430) = 0x00000001;
init_iommu();
/* FIXME: make a proper SMBUS mux support. */
outl(inl(DEFAULT_GPIOBASE + 0x38) & ~0x400, DEFAULT_GPIOBASE + 0x38);
cbmem_initted = !cbmem_recovery(s3resume);
if (hybrid_graphics_installed())
if (hybrid_graphics_mode == HYBRID_GRAPHICS_SWITCHABLE)
hybrid_graphics_switch_to_dual_graphics();
#if CONFIG_HAVE_ACPI_RESUME
/* If there is no high memory area, we didn't boot before, so
* this is not a resume. In that case we just create the cbmem toc.
*/
if (s3resume && cbmem_initted) {
void *resume_backup_memory = cbmem_find(CBMEM_ID_RESUME);
/* copy 1MB - 64K to high tables ram_base to prevent memory corruption
* through stage 2. We could keep stuff like stack and heap in high tables
* memory completely, but that's a wonderful clean up task for another
* day.
*/
if (resume_backup_memory)
memcpy(resume_backup_memory, (void *)CONFIG_RAMBASE, HIGH_MEMORY_SAVE);
/* Magic for S3 resume */
pci_write_config32(PCI_DEV(0, 0, 0), D0F0_SKPD, SKPAD_ACPI_S3_MAGIC);
} else {
/* Magic for S3 resume */
pci_write_config32(PCI_DEV(0, 0, 0), D0F0_SKPD, SKPAD_NORMAL_BOOT_MAGIC);
}
#endif
printk(BIOS_SPEW, "exit main()\n");
}
|
