blob: 0c2100e779e240fce377f3860ab82169c06a8f75 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
config BOARD_IEI_PCISA_LX_800_R10
bool "PCISA LX-800-R10"
select ARCH_X86
select CPU_AMD_LX
select NORTHBRIDGE_AMD_LX
select SOUTHBRIDGE_AMD_CS5536
select SUPERIO_WINBOND_W83627HF
select HAVE_PIRQ_TABLE
select PIRQ_ROUTE
select UDELAY_TSC
select TSC_X86RDTSC_CALIBRATE_WITH_TIMER2
select USE_DCACHE_RAM
select USE_PRINTK_IN_CAR
select BOARD_ROMSIZE_KB_256
config MAINBOARD_DIR
string
default iei/pcisa-lx-800-r10
depends on BOARD_IEI_PCISA_LX_800_R10
config MAINBOARD_PART_NUMBER
string
default "PCISA-LX-800-R10"
depends on BOARD_IEI_PCISA_LX_800_R10
config HAVE_OPTION_TABLE
bool
default n
depends on BOARD_IEI_PCISA_LX_800_R10
config IRQ_SLOT_COUNT
int
default 9
depends on BOARD_IEI_PCISA_LX_800_R10
config DCACHE_RAM_BASE
hex
default 0xc8000
depends on BOARD_IEI_PCISA_LX_800_R10
config DCACHE_RAM_SIZE
hex
default 0x8000
depends on BOARD_IEI_PCISA_LX_800_R10
config RAMBASE
hex
default 0x4000
depends on BOARD_IEI_PCISA_LX_800_R10
|
