1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <device/mmio.h>
#include <arch/mmu.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <delay.h>
#include <device/device.h>
#include <device/i2c_simple.h>
#include <soc/addressmap.h>
#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/funitcfg.h>
#include <soc/padconfig.h>
#include <soc/nvidia/tegra/i2c.h>
#include <soc/nvidia/tegra/pingroup.h>
#include <soc/nvidia/tegra/dc.h>
#include <soc/display.h>
#include <soc/mtc.h>
#include <soc/pmc.h>
#include <soc/power.h>
#include "gpio.h"
#include "pmic.h"
static const struct pad_config padcfgs[] = {
PAD_CFG_GPIO_INPUT(USB_VBUS_EN1, PINMUX_PULL_NONE | PINMUX_PARKED |
PINMUX_INPUT_ENABLE | PINMUX_LPDR | PINMUX_IO_HV),
};
static const struct pad_config audio_codec_pads[] = {
/* GPIO_X1_AUD(BB3) is CODEC_RST_L and DMIC1_DAT(E1) is AUDIO_ENABLE */
PAD_CFG_GPIO_OUT1(GPIO_X1_AUD, PINMUX_PULL_DOWN),
PAD_CFG_GPIO_OUT1(DMIC1_DAT, PINMUX_PULL_DOWN),
};
static const struct pad_config i2s1_pad[] = {
/* I2S1 */
PAD_CFG_SFIO(DAP1_SCLK, PINMUX_INPUT_ENABLE, I2S1),
PAD_CFG_SFIO(DAP1_FS, PINMUX_INPUT_ENABLE, I2S1),
PAD_CFG_SFIO(DAP1_DOUT, PINMUX_INPUT_ENABLE, I2S1),
PAD_CFG_SFIO(DAP1_DIN, PINMUX_INPUT_ENABLE | PINMUX_TRISTATE, I2S1),
/* codec MCLK via AUD SFIO */
PAD_CFG_SFIO(AUD_MCLK, PINMUX_PULL_NONE, AUD),
};
static const struct funit_cfg audio_funit[] = {
/* We need 1.5MHz for I2S1. So we use CLK_M */
FUNIT_CFG(I2S1, CLK_M, 1500, i2s1_pad, ARRAY_SIZE(i2s1_pad)),
};
static const struct funit_cfg funits[] = {
FUNIT_CFG_USB(USBD),
FUNIT_CFG(SDMMC4, PLLP, 48000, NULL, 0),
/* I2C6 for audio, temp sensor, etc. Enable codec via GPIOs/muxes */
FUNIT_CFG(I2C6, PLLP, 400, audio_codec_pads, ARRAY_SIZE(audio_codec_pads)),
};
/* Audio init: clocks and enables/resets */
static void setup_audio(void)
{
/* Audio codec (RT5677) uses 12MHz CLK1/EXTPERIPH1 */
clock_configure_source(extperiph1, PLLP, 12000);
/* Configure AUD_MCLK pad drive strength */
write32((unsigned int *)TEGRA_APB_MISC_GP_BASE + 0xF4,
(0x10 << PINGROUP_DRVUP_SHIFT | 0x10 << PINGROUP_DRVDN_SHIFT));
/* Set up audio peripheral clocks/muxes */
soc_configure_funits(audio_funit, ARRAY_SIZE(audio_funit));
/* Enable CLK1_OUT */
clock_external_output(1);
/*
* As per NVIDIA hardware team, we need to take ALL audio devices
* connected to AHUB (AUDIO, APB2APE, I2S, SPDIF, etc.) out of reset
* and clock-enabled, otherwise reading AHUB devices (in our case,
* I2S/APBIF/AUDIO<XBAR>) will hang.
*/
soc_configure_ape();
clock_enable_audio();
}
static const struct pad_config lcd_gpio_padcfgs[] = {
/* LCD_EN */
PAD_CFG_GPIO_OUT0(LCD_BL_EN, PINMUX_PULL_UP),
/* LCD_RST_L */
PAD_CFG_GPIO_OUT0(LCD_RST, PINMUX_PULL_UP),
/* EN_VDD_LCD */
PAD_CFG_GPIO_OUT0(LCD_GPIO2, PINMUX_PULL_NONE),
/* EN_VDD18_LCD */
PAD_CFG_GPIO_OUT0(LCD_GPIO1, PINMUX_PULL_NONE),
};
static void configure_display_clocks(void)
{
u32 lclks = CLK_L_HOST1X | CLK_L_DISP1; /* dc */
u32 hclks = CLK_H_MIPI_CAL | CLK_H_DSI; /* mipi phy, mipi-dsi a */
u32 uclks = CLK_U_DSIB; /* mipi-dsi b */
u32 xclks = CLK_X_UART_FST_MIPI_CAL; /* uart_fst_mipi_cal */
clock_enable_clear_reset(lclks, hclks, uclks, 0, 0, xclks, 0);
/* Give clocks time to stabilize. */
udelay(IO_STABILIZATION_DELAY);
/* CLK72MHZ_CLK_SRC */
clock_configure_source(uart_fst_mipi_cal, PLLP_OUT3, 68000);
}
static int enable_lcd_vdd(void)
{
/* Set 1.20V to power AVDD_DSI_CSI */
/* LD0: 1.20v CNF1: 0x0d */
pmic_write_reg_77620(I2CPWR_BUS, MAX77620_CNFG1_L0_REG, 0xd0, 1);
/* Enable VDD_LCD */
gpio_set(EN_VDD_LCD, 1);
/* wait for 2ms */
mdelay(2);
/* Enable PP1800_LCDIO to panel */
gpio_set(EN_VDD18_LCD, 1);
/* wait for 1ms */
mdelay(1);
/* Set panel EN and RST signals */
gpio_set(LCD_EN, 1); /* enable */
/* wait for min 10ms */
mdelay(10);
gpio_set(LCD_RST_L, 1); /* clear reset */
/* wait for min 3ms */
mdelay(3);
return 0;
}
static int configure_display_blocks(void)
{
/* enable display related clocks */
configure_display_clocks();
/* configure panel gpio pads */
soc_configure_pads(lcd_gpio_padcfgs, ARRAY_SIZE(lcd_gpio_padcfgs));
/* set and enable panel related vdd */
if (enable_lcd_vdd())
return -1;
return 0;
}
static void powergate_unused_partitions(void)
{
static const uint32_t partitions[] = {
POWER_PARTID_PCX,
POWER_PARTID_SAX,
POWER_PARTID_XUSBA,
POWER_PARTID_XUSBB,
POWER_PARTID_XUSBC,
POWER_PARTID_NVDEC,
POWER_PARTID_NVJPG,
POWER_PARTID_DFD,
};
int i;
for (i = 0; i < ARRAY_SIZE(partitions); i++)
power_gate_partition(partitions[i]);
}
static void mainboard_init(struct device *dev)
{
soc_configure_pads(padcfgs, ARRAY_SIZE(padcfgs));
soc_configure_funits(funits, ARRAY_SIZE(funits));
/* I2C6 bus (audio, etc.) */
soc_configure_i2c6pad();
i2c_init(I2C6_BUS);
setup_audio();
/* if panel needs to bringup */
if (display_init_required())
configure_display_blocks();
powergate_unused_partitions();
}
void display_startup(struct device *dev)
{
dsi_display_startup(dev);
}
static void mainboard_enable(struct device *dev)
{
dev->ops->init = &mainboard_init;
}
struct chip_operations mainboard_ops = {
.name = "smaug",
.enable_dev = mainboard_enable,
};
void lb_board(struct lb_header *header)
{
#if CONFIG(CHROMEOS)
lb_table_add_serialno_from_vpd(header);
#endif
soc_add_mtc(header);
}
|
