summaryrefslogtreecommitdiff
path: root/src/mainboard/google/samus/mainboard.c
blob: 7977ce3af1efb38bf777dccbc0ec28fd6eff3436 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2007-2009 coresystems GmbH
 * Copyright (C) 2013 Google Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include <types.h>
#include <string.h>
#include <smbios.h>
#include <device/device.h>
#include <device/device.h>
#include <device/pci_def.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <drivers/intel/gma/int15.h>
#include <pc80/mc146818rtc.h>
#include <arch/acpi.h>
#include <arch/io.h>
#include <arch/interrupt.h>
#include <boot/coreboot_tables.h>
#include <southbridge/intel/lynxpoint/pch.h>
#include "ec.h"
#include "onboard.h"

void mainboard_suspend_resume(void)
{
	/* Call SMM finalize() handlers before resume */
	outb(0xcb, 0xb2);
}

static void mainboard_init(device_t dev)
{
	mainboard_ec_init();
}

static int mainboard_smbios_data(device_t dev, int *handle,
				 unsigned long *current)
{
	int len = 0;

	len += smbios_write_type41(
		current, handle,
		BOARD_TRACKPAD_NAME,		/* name */
		BOARD_TRACKPAD_IRQ,		/* instance */
		BOARD_TRACKPAD_I2C_BUS,		/* segment */
		BOARD_TRACKPAD_I2C_ADDR,	/* bus */
		BOARD_TRACKPAD_IRQ_TYPE,	/* device */
		0);				/* function */

	len += smbios_write_type41(
		current, handle,
		BOARD_TOUCHSCREEN_NAME,		/* name */
		BOARD_TOUCHSCREEN_IRQ,		/* instance */
		BOARD_TOUCHSCREEN_I2C_BUS,	/* segment */
		BOARD_TOUCHSCREEN_I2C_ADDR,	/* bus */
		BOARD_TOUCHSCREEN_IRQ_TYPE,	/* device */
		0);				/* function */

	len += smbios_write_type41(
		current, handle,
		BOARD_CODEC_NAME,		/* name */
		BOARD_CODEC_IRQ,		/* instance */
		BOARD_CODEC_I2C_BUS,		/* segment */
		BOARD_CODEC_I2C_ADDR,		/* bus */
		BOARD_CODEC_IRQ_TYPE,		/* device */
		0);				/* function */

	len += smbios_write_type41(
		current, handle,
		BOARD_NFC_NAME,			/* name */
		BOARD_NFC_IRQ,			/* instance */
		BOARD_NFC_I2C_BUS,		/* segment */
		BOARD_NFC_I2C_ADDR,		/* bus */
		BOARD_NFC_IRQ_TYPE,		/* device */
		0);				/* function */

	len += smbios_write_type41(
		current, handle,
		BOARD_ACCEL_NAME,		/* name */
		BOARD_ACCEL_IRQ,		/* instance */
		BOARD_ACCEL_I2C_BUS,		/* segment */
		BOARD_ACCEL_I2C_ADDR,		/* bus */
		BOARD_ACCEL_IRQ_TYPE,		/* device */
		0);				/* function */

	len += smbios_write_type41(
		current, handle,
		BOARD_ACCEL_GYRO_NAME,		/* name */
		BOARD_ACCEL_GYRO_IRQ,		/* instance */
		BOARD_ACCEL_GYRO_I2C_BUS,	/* segment */
		BOARD_ACCEL_GYRO_I2C_ADDR,	/* bus */
		BOARD_ACCEL_GYRO_IRQ_TYPE,	/* device */
		0);				/* function */

	return len;
}

// mainboard_enable is executed as first thing after
// enumerate_buses().

static void mainboard_enable(device_t dev)
{
	dev->ops->init = mainboard_init;
	dev->ops->get_smbios_data = mainboard_smbios_data;
	install_intel_vga_int15_handler(GMA_INT15_ACTIVE_LFP_EDP, GMA_INT15_PANEL_FIT_CENTERING, GMA_INT15_BOOT_DISPLAY_DEFAULT, 0);
}

struct chip_operations mainboard_ops = {
	.enable_dev = mainboard_enable,
};