blob: fb137c1bc40174bea6bf2a973ec01cf96b2291a0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
|
# CFG Version 01 Samsung K4E6E304EE-EGCF (using Micron part)
# Do not edit. Generated by T132_emc_reg_toolV6.0.4 V6.0.4. Command:
# T132_emc_reg_toolV6.0.4 -i denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par -b A44_528MHz_emc_reg.txt 1.89394
# -o A44_64_528_tool_emcregtoolv4.cfg -dram_board_cfg 3 -round_trip_dly_ps 589.6
# Parameter file: denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par, tck = 1.89 ns (528.00 MHz)
# bkv file: A44_528MHz_emc_reg.txt
SDRAM[0].MemoryType = NvBootMemoryType_LpDdr2;
SDRAM[0].PllMInputDivider = 0x00000001;
SDRAM[0].PllMFeedbackDivider = 0x0000002c;
SDRAM[0].PllMStableTime = 0x0000012c;
SDRAM[0].PllMSetupControl = 0x00000000;
SDRAM[0].PllMSelectDiv2 = 0x00000000;
SDRAM[0].PllMPDLshiftPh45 = 0x00000001;
SDRAM[0].PllMPDLshiftPh90 = 0x00000001;
SDRAM[0].PllMPDLshiftPh135 = 0x00000001;
SDRAM[0].PllMKCP = 0x00000000;
SDRAM[0].PllMKVCO = 0x00000000;
SDRAM[0].EmcBctSpare0 = 0x00000000;
SDRAM[0].EmcBctSpare1 = 0x00000000;
SDRAM[0].EmcBctSpare2 = 0x00000000;
SDRAM[0].EmcBctSpare3 = 0x00000000;
SDRAM[0].EmcBctSpare4 = 0x00000000;
SDRAM[0].EmcBctSpare5 = 0x00000000;
SDRAM[0].EmcBctSpare6 = 0x00000000;
SDRAM[0].EmcBctSpare7 = 0x00000000;
SDRAM[0].EmcBctSpare8 = 0x00000000;
SDRAM[0].EmcBctSpare9 = 0x00000000;
SDRAM[0].EmcBctSpare10 = 0x00000000;
SDRAM[0].EmcBctSpare11 = 0x00000000;
SDRAM[0].EmcClockSource = 0x80000000;
SDRAM[0].EmcAutoCalInterval = 0x001fffff;
SDRAM[0].EmcAutoCalConfig = 0xa1430000;
SDRAM[0].EmcAutoCalConfig2 = 0x00000000;
SDRAM[0].EmcAutoCalConfig3 = 0x00000000;
SDRAM[0].EmcAutoCalWait = 0x00000190;
SDRAM[0].EmcAdrCfg = 0x00000001;
SDRAM[0].EmcPinProgramWait = 0x00000000;
SDRAM[0].EmcPinExtraWait = 0x00000000;
SDRAM[0].EmcTimingControlWait = 0x00000000;
SDRAM[0].EmcRc = 0x0000001f;
SDRAM[0].EmcRfc = 0x00000044;
SDRAM[0].EmcRfcSlr = 0x00000000;
SDRAM[0].EmcRas = 0x00000016;
SDRAM[0].EmcRp = 0x00000009;
SDRAM[0].EmcR2r = 0x00000000;
SDRAM[0].EmcW2w = 0x00000000;
SDRAM[0].EmcR2w = 0x0000000a;
SDRAM[0].EmcW2r = 0x00000009;
SDRAM[0].EmcR2p = 0x00000003;
SDRAM[0].EmcW2p = 0x0000000d;
SDRAM[0].EmcRdRcd = 0x00000009;
SDRAM[0].EmcWrRcd = 0x00000009;
SDRAM[0].EmcRrd = 0x00000005;
SDRAM[0].EmcRext = 0x00000004;
SDRAM[0].EmcWext = 0x00000000;
SDRAM[0].EmcWdv = 0x00000002;
SDRAM[0].EmcWdvMask = 0x00000002;
SDRAM[0].EmcQUse = 0x00000008;
SDRAM[0].EmcQuseWidth = 0x00000003;
SDRAM[0].EmcIbdly = 0x00000000;
SDRAM[0].EmcEInput = 0x00000003;
SDRAM[0].EmcEInputDuration = 0x0000000a;
SDRAM[0].EmcPutermExtra = 0x00050000;
SDRAM[0].EmcPutermWidth = 0x00000004;
SDRAM[0].EmcPutermAdj = 0x00000000;
SDRAM[0].EmcCdbCntl1 = 0x00000000;
SDRAM[0].EmcCdbCntl2 = 0x00000000;
SDRAM[0].EmcCdbCntl3 = 0x00000000;
SDRAM[0].EmcQRst = 0x00000002;
SDRAM[0].EmcQSafe = 0x00000011;
SDRAM[0].EmcRdv = 0x00000015;
SDRAM[0].EmcRdvMask = 0x00000017;
SDRAM[0].EmcQpop = 0x0000000d;
SDRAM[0].EmcCtt = 0x00000000;
SDRAM[0].EmcCttDuration = 0x00000004;
SDRAM[0].EmcRefresh = 0x000007cd;
SDRAM[0].EmcBurstRefreshNum = 0x00000000;
SDRAM[0].EmcPreRefreshReqCnt = 0x000001f3;
SDRAM[0].EmcPdEx2Wr = 0x00000003;
SDRAM[0].EmcPdEx2Rd = 0x00000003;
SDRAM[0].EmcPChg2Pden = 0x00000009;
SDRAM[0].EmcAct2Pden = 0x00000000;
SDRAM[0].EmcAr2Pden = 0x00000001;
SDRAM[0].EmcRw2Pden = 0x00000011;
SDRAM[0].EmcTxsr = 0x0000004a;
SDRAM[0].EmcTxsrDll = 0x0000004a;
SDRAM[0].EmcTcke = 0x00000004;
SDRAM[0].EmcTckesr = 0x00000008;
SDRAM[0].EmcTpd = 0x00000004;
SDRAM[0].EmcTfaw = 0x00000019;
SDRAM[0].EmcTrpab = 0x0000000c;
SDRAM[0].EmcTClkStable = 0x00000003;
SDRAM[0].EmcTClkStop = 0x00000003;
SDRAM[0].EmcTRefBw = 0x00000895;
SDRAM[0].EmcFbioCfg5 = 0x1363a096;
SDRAM[0].EmcFbioCfg6 = 0x00000000;
SDRAM[0].EmcFbioSpare = 0x00000000;
SDRAM[0].EmcCfgRsv = 0xff00ff00;
SDRAM[0].EmcMrs = 0x00000000;
SDRAM[0].EmcEmrs = 0x00000000;
SDRAM[0].EmcEmrs2 = 0x00000000;
SDRAM[0].EmcEmrs3 = 0x00000000;
SDRAM[0].EmcMrw1 = 0x000100c3;
SDRAM[0].EmcMrw2 = 0x00020006;
SDRAM[0].EmcMrw3 = 0x00030001;
SDRAM[0].EmcMrw4 = 0x800b0000;
SDRAM[0].EmcMrwExtra = 0x000100c3;
SDRAM[0].EmcWarmBootMrwExtra = 0x00020006;
SDRAM[0].EmcWarmBootExtraModeRegWriteEnable = 0x00000000;
SDRAM[0].EmcExtraModeRegWriteEnable = 0x00000000;
SDRAM[0].EmcMrwResetCommand = 0x003f00fc;
SDRAM[0].EmcMrwResetNInitWait = 0x0000000a;
SDRAM[0].EmcMrsWaitCnt = 0x02100013;
SDRAM[0].EmcMrsWaitCnt2 = 0x02100013;
SDRAM[0].EmcCfg = 0xf3300000;
SDRAM[0].EmcCfg2 = 0x0000089f;
SDRAM[0].EmcCfgPipe = 0x000042a0;
SDRAM[0].EmcDbg = 0x01000c00;
SDRAM[0].EmcCmdQ = 0x10004408;
SDRAM[0].EmcMc2EmcQ = 0x06000404;
SDRAM[0].EmcDynSelfRefControl = 0x800010b3;
SDRAM[0].AhbArbitrationXbarCtrlMemInitDone = 0x00000001;
SDRAM[0].EmcCfgDigDll = 0xe01200b9;
SDRAM[0].EmcCfgDigDllPeriod = 0x00008000;
SDRAM[0].EmcDevSelect = 0x00000000;
SDRAM[0].EmcSelDpdCtrl = 0x0004001c;
SDRAM[0].EmcDllXformDqs0 = 0x007f400a;
SDRAM[0].EmcDllXformDqs1 = 0x007f400a;
SDRAM[0].EmcDllXformDqs2 = 0x007f400a;
SDRAM[0].EmcDllXformDqs3 = 0x007f400a;
SDRAM[0].EmcDllXformDqs4 = 0x007f400a;
SDRAM[0].EmcDllXformDqs5 = 0x007f400a;
SDRAM[0].EmcDllXformDqs6 = 0x007f400a;
SDRAM[0].EmcDllXformDqs7 = 0x007f400a;
SDRAM[0].EmcDllXformDqs8 = 0x007f400a;
SDRAM[0].EmcDllXformDqs9 = 0x007f400a;
SDRAM[0].EmcDllXformDqs10 = 0x007f400a;
SDRAM[0].EmcDllXformDqs11 = 0x007f400a;
SDRAM[0].EmcDllXformDqs12 = 0x007f400a;
SDRAM[0].EmcDllXformDqs13 = 0x007f400a;
SDRAM[0].EmcDllXformDqs14 = 0x007f400a;
SDRAM[0].EmcDllXformDqs15 = 0x007f400a;
SDRAM[0].EmcDllXformQUse0 = 0x00000000;
SDRAM[0].EmcDllXformQUse1 = 0x00000000;
SDRAM[0].EmcDllXformQUse2 = 0x00000000;
SDRAM[0].EmcDllXformQUse3 = 0x00000000;
SDRAM[0].EmcDllXformQUse4 = 0x00000000;
SDRAM[0].EmcDllXformQUse5 = 0x00000000;
SDRAM[0].EmcDllXformQUse6 = 0x00000000;
SDRAM[0].EmcDllXformQUse7 = 0x00000000;
SDRAM[0].EmcDllXformAddr0 = 0x00024000;
SDRAM[0].EmcDllXformAddr1 = 0x00024000;
SDRAM[0].EmcDllXformAddr2 = 0x00000006;
SDRAM[0].EmcDllXformAddr3 = 0x00024000;
SDRAM[0].EmcDllXformAddr4 = 0x00024000;
SDRAM[0].EmcDllXformAddr5 = 0x00000006;
SDRAM[0].EmcDllXformQUse8 = 0x00000000;
SDRAM[0].EmcDllXformQUse9 = 0x00000000;
SDRAM[0].EmcDllXformQUse10 = 0x00000000;
SDRAM[0].EmcDllXformQUse11 = 0x00000000;
SDRAM[0].EmcDllXformQUse12 = 0x00000000;
SDRAM[0].EmcDllXformQUse13 = 0x00000000;
SDRAM[0].EmcDllXformQUse14 = 0x00000000;
SDRAM[0].EmcDllXformQUse15 = 0x00000000;
SDRAM[0].EmcDliTrimTxDqs0 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs1 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs2 = 0x00000008;
SDRAM[0].EmcDliTrimTxDqs3 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs4 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs5 = 0x00000008;
SDRAM[0].EmcDliTrimTxDqs6 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs7 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs8 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs9 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs10 = 0x00000008;
SDRAM[0].EmcDliTrimTxDqs11 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs12 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs13 = 0x00000008;
SDRAM[0].EmcDliTrimTxDqs14 = 0x0000000b;
SDRAM[0].EmcDliTrimTxDqs15 = 0x0000000b;
SDRAM[0].EmcDllXformDq0 = 0x0000000c;
SDRAM[0].EmcDllXformDq1 = 0x0000000c;
SDRAM[0].EmcDllXformDq2 = 0x0000000c;
SDRAM[0].EmcDllXformDq3 = 0x0000000c;
SDRAM[0].EmcDllXformDq4 = 0x0000000c;
SDRAM[0].EmcDllXformDq5 = 0x0000000c;
SDRAM[0].EmcDllXformDq6 = 0x0000000c;
SDRAM[0].EmcDllXformDq7 = 0x0000000c;
SDRAM[0].WarmBootWait = 0x00000001;
SDRAM[0].EmcCttTermCtrl = 0x00000802;
SDRAM[0].EmcOdtWrite = 0x00000000;
SDRAM[0].EmcOdtRead = 0x00000000;
SDRAM[0].EmcZcalInterval = 0x00064000;
SDRAM[0].EmcZcalWaitCnt = 0x00000034;
SDRAM[0].EmcZcalMrwCmd = 0x000a0056;
SDRAM[0].EmcMrsResetDll = 0x00000000;
SDRAM[0].EmcZcalInitDev0 = 0x840a00ff;
SDRAM[0].EmcZcalInitDev1 = 0x440a00ff;
SDRAM[0].EmcZcalInitWait = 0x00000001;
SDRAM[0].EmcZcalWarmColdBootEnables = 0x00000003;
SDRAM[0].EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab;
SDRAM[0].EmcZqCalDdr3WarmBoot = 0x00000000;
SDRAM[0].EmcZcalWarmBootWait = 0x00000001;
SDRAM[0].EmcMrsWarmBootEnable = 0x00000001;
SDRAM[0].EmcMrsResetDllWait = 0x00000000;
SDRAM[0].EmcMrsExtra = 0x00000000;
SDRAM[0].EmcWarmBootMrsExtra = 0x00000000;
SDRAM[0].EmcEmrsDdr2DllEnable = 0x00000000;
SDRAM[0].EmcMrsDdr2DllReset = 0x00000000;
SDRAM[0].EmcEmrsDdr2OcdCalib = 0x00000000;
SDRAM[0].EmcDdr2Wait = 0x00000000;
SDRAM[0].EmcClkenOverride = 0x00000000;
SDRAM[0].McDisExtraSnapLevels = 0x00000000;
SDRAM[0].EmcExtraRefreshNum = 0x00000002;
SDRAM[0].EmcClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[0].McClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[0].EmcCfgDigDllPeriodWarmBoot = 0x00000003;
SDRAM[0].PmcVddpSel = 0x00000001;
SDRAM[0].PmcVddpSelWait = 0x00000002;
SDRAM[0].PmcDdrPwr = 0x00000003;
SDRAM[0].PmcDdrCfg = 0x00001000;
SDRAM[0].PmcIoDpd3Req = 0x4ffefef7;
SDRAM[0].PmcIoDpd3ReqWait = 0x00000000;
SDRAM[0].PmcRegShort = 0x0000330f;
SDRAM[0].PmcNoIoPower = 0x00000000;
SDRAM[0].PmcPorDpdCtrlWait = 0x00000001;
SDRAM[0].EmcXm2CmdPadCtrl = 0x00000220;
SDRAM[0].EmcXm2CmdPadCtrl2 = 0x770c0000;
SDRAM[0].EmcXm2CmdPadCtrl3 = 0x050c0000;
SDRAM[0].EmcXm2CmdPadCtrl4 = 0x00000000;
SDRAM[0].EmcXm2CmdPadCtrl5 = 0x00100100;
SDRAM[0].EmcXm2DqsPadCtrl = 0x770c1414;
SDRAM[0].EmcXm2DqsPadCtrl2 = 0x0123123d;
SDRAM[0].EmcXm2DqsPadCtrl3 = 0x51451420;
SDRAM[0].EmcXm2DqsPadCtrl4 = 0x00514514;
SDRAM[0].EmcXm2DqsPadCtrl5 = 0x00514514;
SDRAM[0].EmcXm2DqsPadCtrl6 = 0x51451400;
SDRAM[0].EmcXm2DqPadCtrl = 0x770c2990;
SDRAM[0].EmcXm2DqPadCtrl2 = 0x00000000;
SDRAM[0].EmcXm2DqPadCtrl3 = 0x00000000;
SDRAM[0].EmcXm2ClkPadCtrl = 0x77ffc004;
SDRAM[0].EmcXm2ClkPadCtrl2 = 0x00000000;
SDRAM[0].EmcXm2CompPadCtrl = 0x81f1f008;
SDRAM[0].EmcXm2VttGenPadCtrl = 0x07070000;
SDRAM[0].EmcXm2VttGenPadCtrl2 = 0x0000003f;
SDRAM[0].EmcXm2VttGenPadCtrl3 = 0x015ddddd;
SDRAM[0].EmcAcpdControl = 0x00000000;
SDRAM[0].EmcSwizzleRank0ByteCfg = 0x00001032;
SDRAM[0].EmcSwizzleRank0Byte0 = 0x53067142;
SDRAM[0].EmcSwizzleRank0Byte1 = 0x73025146;
SDRAM[0].EmcSwizzleRank0Byte2 = 0x20136475;
SDRAM[0].EmcSwizzleRank0Byte3 = 0x46273150;
SDRAM[0].EmcSwizzleRank1ByteCfg = 0x00003210;
SDRAM[0].EmcSwizzleRank1Byte0 = 0x73451026;
SDRAM[0].EmcSwizzleRank1Byte1 = 0x73025146;
SDRAM[0].EmcSwizzleRank1Byte2 = 0x20641735;
SDRAM[0].EmcSwizzleRank1Byte3 = 0x42136075;
SDRAM[0].EmcDsrVttgenDrv = 0x0000003f;
SDRAM[0].EmcTxdsrvttgen = 0x00000000;
SDRAM[0].EmcBgbiasCtl0 = 0x00000000;
SDRAM[0].McEmemAdrCfg = 0x00000001;
SDRAM[0].McEmemAdrCfgDev0 = 0x00080304;
SDRAM[0].McEmemAdrCfgDev1 = 0x00080304;
SDRAM[0].McEmemAdrCfgBankMask0 = 0x00001248;
SDRAM[0].McEmemAdrCfgBankMask1 = 0x00002490;
SDRAM[0].McEmemAdrCfgBankMask2 = 0x00000920;
SDRAM[0].McEmemAdrCfgBankSwizzle3 = 0x00000001;
SDRAM[0].McEmemCfg = 0x00001000;
SDRAM[0].McEmemArbCfg = 0x0f000007;
SDRAM[0].McEmemArbOutstandingReq = 0x80000040;
SDRAM[0].McEmemArbTimingRcd = 0x00000003;
SDRAM[0].McEmemArbTimingRp = 0x00000004;
SDRAM[0].McEmemArbTimingRc = 0x00000010;
SDRAM[0].McEmemArbTimingRas = 0x0000000a;
SDRAM[0].McEmemArbTimingFaw = 0x0000000d;
SDRAM[0].McEmemArbTimingRrd = 0x00000002;
SDRAM[0].McEmemArbTimingRap2Pre = 0x00000002;
SDRAM[0].McEmemArbTimingWap2Pre = 0x00000009;
SDRAM[0].McEmemArbTimingR2R = 0x00000003;
SDRAM[0].McEmemArbTimingW2W = 0x00000001;
SDRAM[0].McEmemArbTimingR2W = 0x00000006;
SDRAM[0].McEmemArbTimingW2R = 0x00000006;
SDRAM[0].McEmemArbDaTurns = 0x06060103;
SDRAM[0].McEmemArbDaCovers = 0x00120b10;
SDRAM[0].McEmemArbMisc0 = 0x71c81811;
SDRAM[0].McEmemArbMisc1 = 0x70000f03;
SDRAM[0].McEmemArbRing1Throttle = 0x001f0000;
SDRAM[0].McEmemArbOverride = 0x10000000;
SDRAM[0].McEmemArbOverride1 = 0x00000000;
SDRAM[0].McEmemArbRsv = 0xff00ff00;
SDRAM[0].McClkenOverride = 0x00000000;
SDRAM[0].McStatControl = 0x00000000;
SDRAM[0].McDisplaySnapRing = 0x00000003;
SDRAM[0].McVideoProtectBom = 0xfff00000;
SDRAM[0].McVideoProtectBomAdrHi = 0x00000000;
SDRAM[0].McVideoProtectSizeMb = 0x00000000;
SDRAM[0].McVideoProtectVprOverride = 0xe4bac743;
SDRAM[0].McVideoProtectVprOverride1 = 0x00000013;
SDRAM[0].McVideoProtectGpuOverride0 = 0x00000000;
SDRAM[0].McVideoProtectGpuOverride1 = 0x00000000;
SDRAM[0].McSecCarveoutBom = 0xfff00000;
SDRAM[0].McSecCarveoutAdrHi = 0x00000000;
SDRAM[0].McSecCarveoutSizeMb = 0x00000000;
SDRAM[0].McVideoProtectWriteAccess = 0x00000000;
SDRAM[0].McSecCarveoutProtectWriteAccess = 0x00000000;
SDRAM[0].EmcCaTrainingEnable = 0x00000001;
SDRAM[0].EmcCaTrainingTimingCntl1 = 0x09257359;
SDRAM[0].EmcCaTrainingTimingCntl2 = 0x00000017;
SDRAM[0].SwizzleRankByteEncode = 0x00000008;
SDRAM[0].BootRomPatchControl = 0x00000000;
SDRAM[0].BootRomPatchData = 0x00000000;
SDRAM[0].McMtsCarveoutBom = 0x78000000;
SDRAM[0].McMtsCarveoutAdrHi = 0x00000001;
SDRAM[0].McMtsCarveoutSizeMb = 0x00000080;
SDRAM[0].McMtsCarveoutRegCtrl = 0x00000001;
#@ MC_MLL_MPCORER_PTSA_RATE {0x7001944c} = 0x0000000d;
#@ MC_PTSA_GRANT_DECREMENT {0x70019960} = 0x000000fd;
#@ MC_LATENCY_ALLOWANCE_XUSB_0 {0x7001937c} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_XUSB_1 {0x70019380} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_TSEC_0 {0x70019390} = 0x00c1003c;
#@ MC_LATENCY_ALLOWANCE_SDMMCA_0 {0x700193b8} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAA_0 {0x700193bc} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_SDMMC_0 {0x700193c0} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAB_0 {0x700193c4} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_PPCS_0 {0x70019344} = 0x00270049;
#@ MC_LATENCY_ALLOWANCE_PPCS_1 {0x70019348} = 0x00c10080;
#@ MC_LATENCY_ALLOWANCE_MPCORE_0 {0x70019320} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_MPCORELP_0 {0x70019324} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_HC_0 {0x70019310} = 0x00080021;
#@ MC_LATENCY_ALLOWANCE_HC_1 {0x70019314} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_AVPC_0 {0x700192e4} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_GPU_0 {0x700193ac} = 0x00c10026;
#@ MC_LATENCY_ALLOWANCE_MSENC_0 {0x70019328} = 0x00c1001a;
#@ MC_LATENCY_ALLOWANCE_HDA_0 {0x70019318} = 0x00c10024;
#@ MC_LATENCY_ALLOWANCE_VIC_0 {0x70019394} = 0x00c10029;
#@ MC_LATENCY_ALLOWANCE_VI2_0 {0x70019398} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_ISP2_0 {0x70019370} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2_1 {0x70019374} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_ISP2B_0 {0x70019384} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2B_1 {0x70019388} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_0 {0x70019354} = 0x00d400ff;
#@ MC_LATENCY_ALLOWANCE_VDE_1 {0x70019358} = 0x00510029;
#@ MC_LATENCY_ALLOWANCE_VDE_2 {0x7001935c} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_3 {0x70019360} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_SATA_0 {0x70019350} = 0x00c10065;
#@ MC_LATENCY_ALLOWANCE_AFI_0 {0x700192e0} = 0x00c1002a;
# CFG Version 01 Hynix H9CCNNNBLTALAR-NUD (using Micron part)
# Do not edit. Generated by T132_emc_reg_toolV6.0.4 V6.0.4. Command:
# T132_emc_reg_toolV6.0.4 -i denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par -b A44_528MHz_emc_reg.txt 1.89394
# -o A44_64_528_tool_emcregtoolv4.cfg -dram_board_cfg 3 -round_trip_dly_ps 589.6
# Parameter file: denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par, tck = 1.89 ns (528.00 MHz)
# bkv file: A44_528MHz_emc_reg.txt
SDRAM[1].MemoryType = NvBootMemoryType_LpDdr2;
SDRAM[1].PllMInputDivider = 0x00000001;
SDRAM[1].PllMFeedbackDivider = 0x0000002c;
SDRAM[1].PllMStableTime = 0x0000012c;
SDRAM[1].PllMSetupControl = 0x00000000;
SDRAM[1].PllMSelectDiv2 = 0x00000000;
SDRAM[1].PllMPDLshiftPh45 = 0x00000001;
SDRAM[1].PllMPDLshiftPh90 = 0x00000001;
SDRAM[1].PllMPDLshiftPh135 = 0x00000001;
SDRAM[1].PllMKCP = 0x00000000;
SDRAM[1].PllMKVCO = 0x00000000;
SDRAM[1].EmcBctSpare0 = 0x00000000;
SDRAM[1].EmcBctSpare1 = 0x00000000;
SDRAM[1].EmcBctSpare2 = 0x00000000;
SDRAM[1].EmcBctSpare3 = 0x00000000;
SDRAM[1].EmcBctSpare4 = 0x00000000;
SDRAM[1].EmcBctSpare5 = 0x00000000;
SDRAM[1].EmcBctSpare6 = 0x00000000;
SDRAM[1].EmcBctSpare7 = 0x00000000;
SDRAM[1].EmcBctSpare8 = 0x00000000;
SDRAM[1].EmcBctSpare9 = 0x00000000;
SDRAM[1].EmcBctSpare10 = 0x00000000;
SDRAM[1].EmcBctSpare11 = 0x00000000;
SDRAM[1].EmcClockSource = 0x80000000;
SDRAM[1].EmcAutoCalInterval = 0x001fffff;
SDRAM[1].EmcAutoCalConfig = 0xa1430000;
SDRAM[1].EmcAutoCalConfig2 = 0x00000000;
SDRAM[1].EmcAutoCalConfig3 = 0x00000000;
SDRAM[1].EmcAutoCalWait = 0x00000190;
SDRAM[1].EmcAdrCfg = 0x00000001;
SDRAM[1].EmcPinProgramWait = 0x00000000;
SDRAM[1].EmcPinExtraWait = 0x00000000;
SDRAM[1].EmcTimingControlWait = 0x00000000;
SDRAM[1].EmcRc = 0x0000001f;
SDRAM[1].EmcRfc = 0x00000044;
SDRAM[1].EmcRfcSlr = 0x00000000;
SDRAM[1].EmcRas = 0x00000016;
SDRAM[1].EmcRp = 0x00000009;
SDRAM[1].EmcR2r = 0x00000000;
SDRAM[1].EmcW2w = 0x00000000;
SDRAM[1].EmcR2w = 0x0000000a;
SDRAM[1].EmcW2r = 0x00000009;
SDRAM[1].EmcR2p = 0x00000003;
SDRAM[1].EmcW2p = 0x0000000d;
SDRAM[1].EmcRdRcd = 0x00000009;
SDRAM[1].EmcWrRcd = 0x00000009;
SDRAM[1].EmcRrd = 0x00000005;
SDRAM[1].EmcRext = 0x00000004;
SDRAM[1].EmcWext = 0x00000000;
SDRAM[1].EmcWdv = 0x00000002;
SDRAM[1].EmcWdvMask = 0x00000002;
SDRAM[1].EmcQUse = 0x00000008;
SDRAM[1].EmcQuseWidth = 0x00000003;
SDRAM[1].EmcIbdly = 0x00000000;
SDRAM[1].EmcEInput = 0x00000003;
SDRAM[1].EmcEInputDuration = 0x0000000a;
SDRAM[1].EmcPutermExtra = 0x00050000;
SDRAM[1].EmcPutermWidth = 0x00000004;
SDRAM[1].EmcPutermAdj = 0x00000000;
SDRAM[1].EmcCdbCntl1 = 0x00000000;
SDRAM[1].EmcCdbCntl2 = 0x00000000;
SDRAM[1].EmcCdbCntl3 = 0x00000000;
SDRAM[1].EmcQRst = 0x00000002;
SDRAM[1].EmcQSafe = 0x00000011;
SDRAM[1].EmcRdv = 0x00000015;
SDRAM[1].EmcRdvMask = 0x00000017;
SDRAM[1].EmcQpop = 0x0000000d;
SDRAM[1].EmcCtt = 0x00000000;
SDRAM[1].EmcCttDuration = 0x00000004;
SDRAM[1].EmcRefresh = 0x000007cd;
SDRAM[1].EmcBurstRefreshNum = 0x00000000;
SDRAM[1].EmcPreRefreshReqCnt = 0x000001f3;
SDRAM[1].EmcPdEx2Wr = 0x00000003;
SDRAM[1].EmcPdEx2Rd = 0x00000003;
SDRAM[1].EmcPChg2Pden = 0x00000009;
SDRAM[1].EmcAct2Pden = 0x00000000;
SDRAM[1].EmcAr2Pden = 0x00000001;
SDRAM[1].EmcRw2Pden = 0x00000011;
SDRAM[1].EmcTxsr = 0x0000004a;
SDRAM[1].EmcTxsrDll = 0x0000004a;
SDRAM[1].EmcTcke = 0x00000004;
SDRAM[1].EmcTckesr = 0x00000008;
SDRAM[1].EmcTpd = 0x00000004;
SDRAM[1].EmcTfaw = 0x00000019;
SDRAM[1].EmcTrpab = 0x0000000c;
SDRAM[1].EmcTClkStable = 0x00000003;
SDRAM[1].EmcTClkStop = 0x00000003;
SDRAM[1].EmcTRefBw = 0x00000895;
SDRAM[1].EmcFbioCfg5 = 0x1363a096;
SDRAM[1].EmcFbioCfg6 = 0x00000000;
SDRAM[1].EmcFbioSpare = 0x00000000;
SDRAM[1].EmcCfgRsv = 0xff00ff00;
SDRAM[1].EmcMrs = 0x00000000;
SDRAM[1].EmcEmrs = 0x00000000;
SDRAM[1].EmcEmrs2 = 0x00000000;
SDRAM[1].EmcEmrs3 = 0x00000000;
SDRAM[1].EmcMrw1 = 0x000100c3;
SDRAM[1].EmcMrw2 = 0x00020006;
SDRAM[1].EmcMrw3 = 0x00030001;
SDRAM[1].EmcMrw4 = 0x800b0000;
SDRAM[1].EmcMrwExtra = 0x000100c3;
SDRAM[1].EmcWarmBootMrwExtra = 0x00020006;
SDRAM[1].EmcWarmBootExtraModeRegWriteEnable = 0x00000000;
SDRAM[1].EmcExtraModeRegWriteEnable = 0x00000000;
SDRAM[1].EmcMrwResetCommand = 0x003f00fc;
SDRAM[1].EmcMrwResetNInitWait = 0x0000000a;
SDRAM[1].EmcMrsWaitCnt = 0x02100013;
SDRAM[1].EmcMrsWaitCnt2 = 0x02100013;
SDRAM[1].EmcCfg = 0xf3300000;
SDRAM[1].EmcCfg2 = 0x0000089f;
SDRAM[1].EmcCfgPipe = 0x000042a0;
SDRAM[1].EmcDbg = 0x01000c00;
SDRAM[1].EmcCmdQ = 0x10004408;
SDRAM[1].EmcMc2EmcQ = 0x06000404;
SDRAM[1].EmcDynSelfRefControl = 0x800010b3;
SDRAM[1].AhbArbitrationXbarCtrlMemInitDone = 0x00000001;
SDRAM[1].EmcCfgDigDll = 0xe01200b9;
SDRAM[1].EmcCfgDigDllPeriod = 0x00008000;
SDRAM[1].EmcDevSelect = 0x00000000;
SDRAM[1].EmcSelDpdCtrl = 0x0004001c;
SDRAM[1].EmcDllXformDqs0 = 0x007f400a;
SDRAM[1].EmcDllXformDqs1 = 0x007f400a;
SDRAM[1].EmcDllXformDqs2 = 0x007f400a;
SDRAM[1].EmcDllXformDqs3 = 0x007f400a;
SDRAM[1].EmcDllXformDqs4 = 0x007f400a;
SDRAM[1].EmcDllXformDqs5 = 0x007f400a;
SDRAM[1].EmcDllXformDqs6 = 0x007f400a;
SDRAM[1].EmcDllXformDqs7 = 0x007f400a;
SDRAM[1].EmcDllXformDqs8 = 0x007f400a;
SDRAM[1].EmcDllXformDqs9 = 0x007f400a;
SDRAM[1].EmcDllXformDqs10 = 0x007f400a;
SDRAM[1].EmcDllXformDqs11 = 0x007f400a;
SDRAM[1].EmcDllXformDqs12 = 0x007f400a;
SDRAM[1].EmcDllXformDqs13 = 0x007f400a;
SDRAM[1].EmcDllXformDqs14 = 0x007f400a;
SDRAM[1].EmcDllXformDqs15 = 0x007f400a;
SDRAM[1].EmcDllXformQUse0 = 0x00000000;
SDRAM[1].EmcDllXformQUse1 = 0x00000000;
SDRAM[1].EmcDllXformQUse2 = 0x00000000;
SDRAM[1].EmcDllXformQUse3 = 0x00000000;
SDRAM[1].EmcDllXformQUse4 = 0x00000000;
SDRAM[1].EmcDllXformQUse5 = 0x00000000;
SDRAM[1].EmcDllXformQUse6 = 0x00000000;
SDRAM[1].EmcDllXformQUse7 = 0x00000000;
SDRAM[1].EmcDllXformAddr0 = 0x00024000;
SDRAM[1].EmcDllXformAddr1 = 0x00024000;
SDRAM[1].EmcDllXformAddr2 = 0x00000006;
SDRAM[1].EmcDllXformAddr3 = 0x00024000;
SDRAM[1].EmcDllXformAddr4 = 0x00024000;
SDRAM[1].EmcDllXformAddr5 = 0x00000006;
SDRAM[1].EmcDllXformQUse8 = 0x00000000;
SDRAM[1].EmcDllXformQUse9 = 0x00000000;
SDRAM[1].EmcDllXformQUse10 = 0x00000000;
SDRAM[1].EmcDllXformQUse11 = 0x00000000;
SDRAM[1].EmcDllXformQUse12 = 0x00000000;
SDRAM[1].EmcDllXformQUse13 = 0x00000000;
SDRAM[1].EmcDllXformQUse14 = 0x00000000;
SDRAM[1].EmcDllXformQUse15 = 0x00000000;
SDRAM[1].EmcDliTrimTxDqs0 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs1 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs2 = 0x00000008;
SDRAM[1].EmcDliTrimTxDqs3 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs4 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs5 = 0x00000008;
SDRAM[1].EmcDliTrimTxDqs6 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs7 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs8 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs9 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs10 = 0x00000008;
SDRAM[1].EmcDliTrimTxDqs11 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs12 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs13 = 0x00000008;
SDRAM[1].EmcDliTrimTxDqs14 = 0x0000000b;
SDRAM[1].EmcDliTrimTxDqs15 = 0x0000000b;
SDRAM[1].EmcDllXformDq0 = 0x0000000c;
SDRAM[1].EmcDllXformDq1 = 0x0000000c;
SDRAM[1].EmcDllXformDq2 = 0x0000000c;
SDRAM[1].EmcDllXformDq3 = 0x0000000c;
SDRAM[1].EmcDllXformDq4 = 0x0000000c;
SDRAM[1].EmcDllXformDq5 = 0x0000000c;
SDRAM[1].EmcDllXformDq6 = 0x0000000c;
SDRAM[1].EmcDllXformDq7 = 0x0000000c;
SDRAM[1].WarmBootWait = 0x00000001;
SDRAM[1].EmcCttTermCtrl = 0x00000802;
SDRAM[1].EmcOdtWrite = 0x00000000;
SDRAM[1].EmcOdtRead = 0x00000000;
SDRAM[1].EmcZcalInterval = 0x00064000;
SDRAM[1].EmcZcalWaitCnt = 0x00000034;
SDRAM[1].EmcZcalMrwCmd = 0x000a0056;
SDRAM[1].EmcMrsResetDll = 0x00000000;
SDRAM[1].EmcZcalInitDev0 = 0x840a00ff;
SDRAM[1].EmcZcalInitDev1 = 0x440a00ff;
SDRAM[1].EmcZcalInitWait = 0x00000001;
SDRAM[1].EmcZcalWarmColdBootEnables = 0x00000003;
SDRAM[1].EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab;
SDRAM[1].EmcZqCalDdr3WarmBoot = 0x00000000;
SDRAM[1].EmcZcalWarmBootWait = 0x00000001;
SDRAM[1].EmcMrsWarmBootEnable = 0x00000001;
SDRAM[1].EmcMrsResetDllWait = 0x00000000;
SDRAM[1].EmcMrsExtra = 0x00000000;
SDRAM[1].EmcWarmBootMrsExtra = 0x00000000;
SDRAM[1].EmcEmrsDdr2DllEnable = 0x00000000;
SDRAM[1].EmcMrsDdr2DllReset = 0x00000000;
SDRAM[1].EmcEmrsDdr2OcdCalib = 0x00000000;
SDRAM[1].EmcDdr2Wait = 0x00000000;
SDRAM[1].EmcClkenOverride = 0x00000000;
SDRAM[1].McDisExtraSnapLevels = 0x00000000;
SDRAM[1].EmcExtraRefreshNum = 0x00000002;
SDRAM[1].EmcClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[1].McClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[1].EmcCfgDigDllPeriodWarmBoot = 0x00000003;
SDRAM[1].PmcVddpSel = 0x00000001;
SDRAM[1].PmcVddpSelWait = 0x00000002;
SDRAM[1].PmcDdrPwr = 0x00000003;
SDRAM[1].PmcDdrCfg = 0x00001000;
SDRAM[1].PmcIoDpd3Req = 0x4ffefef7;
SDRAM[1].PmcIoDpd3ReqWait = 0x00000000;
SDRAM[1].PmcRegShort = 0x0000330f;
SDRAM[1].PmcNoIoPower = 0x00000000;
SDRAM[1].PmcPorDpdCtrlWait = 0x00000001;
SDRAM[1].EmcXm2CmdPadCtrl = 0x00000220;
SDRAM[1].EmcXm2CmdPadCtrl2 = 0x770c0000;
SDRAM[1].EmcXm2CmdPadCtrl3 = 0x050c0000;
SDRAM[1].EmcXm2CmdPadCtrl4 = 0x00000000;
SDRAM[1].EmcXm2CmdPadCtrl5 = 0x00100100;
SDRAM[1].EmcXm2DqsPadCtrl = 0x770c1414;
SDRAM[1].EmcXm2DqsPadCtrl2 = 0x0123123d;
SDRAM[1].EmcXm2DqsPadCtrl3 = 0x51451420;
SDRAM[1].EmcXm2DqsPadCtrl4 = 0x00514514;
SDRAM[1].EmcXm2DqsPadCtrl5 = 0x00514514;
SDRAM[1].EmcXm2DqsPadCtrl6 = 0x51451400;
SDRAM[1].EmcXm2DqPadCtrl = 0x770c2990;
SDRAM[1].EmcXm2DqPadCtrl2 = 0x00000000;
SDRAM[1].EmcXm2DqPadCtrl3 = 0x00000000;
SDRAM[1].EmcXm2ClkPadCtrl = 0x77ffc004;
SDRAM[1].EmcXm2ClkPadCtrl2 = 0x00000000;
SDRAM[1].EmcXm2CompPadCtrl = 0x81f1f008;
SDRAM[1].EmcXm2VttGenPadCtrl = 0x07070000;
SDRAM[1].EmcXm2VttGenPadCtrl2 = 0x0000003f;
SDRAM[1].EmcXm2VttGenPadCtrl3 = 0x015ddddd;
SDRAM[1].EmcAcpdControl = 0x00000000;
SDRAM[1].EmcSwizzleRank0ByteCfg = 0x00001032;
SDRAM[1].EmcSwizzleRank0Byte0 = 0x53067142;
SDRAM[1].EmcSwizzleRank0Byte1 = 0x73025146;
SDRAM[1].EmcSwizzleRank0Byte2 = 0x20136475;
SDRAM[1].EmcSwizzleRank0Byte3 = 0x46273150;
SDRAM[1].EmcSwizzleRank1ByteCfg = 0x00003210;
SDRAM[1].EmcSwizzleRank1Byte0 = 0x73451026;
SDRAM[1].EmcSwizzleRank1Byte1 = 0x73025146;
SDRAM[1].EmcSwizzleRank1Byte2 = 0x20641735;
SDRAM[1].EmcSwizzleRank1Byte3 = 0x42136075;
SDRAM[1].EmcDsrVttgenDrv = 0x0000003f;
SDRAM[1].EmcTxdsrvttgen = 0x00000000;
SDRAM[1].EmcBgbiasCtl0 = 0x00000000;
SDRAM[1].McEmemAdrCfg = 0x00000001;
SDRAM[1].McEmemAdrCfgDev0 = 0x00080304;
SDRAM[1].McEmemAdrCfgDev1 = 0x00080304;
SDRAM[1].McEmemAdrCfgBankMask0 = 0x00001248;
SDRAM[1].McEmemAdrCfgBankMask1 = 0x00002490;
SDRAM[1].McEmemAdrCfgBankMask2 = 0x00000920;
SDRAM[1].McEmemAdrCfgBankSwizzle3 = 0x00000001;
SDRAM[1].McEmemCfg = 0x00001000;
SDRAM[1].McEmemArbCfg = 0x0f000007;
SDRAM[1].McEmemArbOutstandingReq = 0x80000040;
SDRAM[1].McEmemArbTimingRcd = 0x00000003;
SDRAM[1].McEmemArbTimingRp = 0x00000004;
SDRAM[1].McEmemArbTimingRc = 0x00000010;
SDRAM[1].McEmemArbTimingRas = 0x0000000a;
SDRAM[1].McEmemArbTimingFaw = 0x0000000d;
SDRAM[1].McEmemArbTimingRrd = 0x00000002;
SDRAM[1].McEmemArbTimingRap2Pre = 0x00000002;
SDRAM[1].McEmemArbTimingWap2Pre = 0x00000009;
SDRAM[1].McEmemArbTimingR2R = 0x00000003;
SDRAM[1].McEmemArbTimingW2W = 0x00000001;
SDRAM[1].McEmemArbTimingR2W = 0x00000006;
SDRAM[1].McEmemArbTimingW2R = 0x00000006;
SDRAM[1].McEmemArbDaTurns = 0x06060103;
SDRAM[1].McEmemArbDaCovers = 0x00120b10;
SDRAM[1].McEmemArbMisc0 = 0x71c81811;
SDRAM[1].McEmemArbMisc1 = 0x70000f03;
SDRAM[1].McEmemArbRing1Throttle = 0x001f0000;
SDRAM[1].McEmemArbOverride = 0x10000000;
SDRAM[1].McEmemArbOverride1 = 0x00000000;
SDRAM[1].McEmemArbRsv = 0xff00ff00;
SDRAM[1].McClkenOverride = 0x00000000;
SDRAM[1].McStatControl = 0x00000000;
SDRAM[1].McDisplaySnapRing = 0x00000003;
SDRAM[1].McVideoProtectBom = 0xfff00000;
SDRAM[1].McVideoProtectBomAdrHi = 0x00000000;
SDRAM[1].McVideoProtectSizeMb = 0x00000000;
SDRAM[1].McVideoProtectVprOverride = 0xe4bac743;
SDRAM[1].McVideoProtectVprOverride1 = 0x00000013;
SDRAM[1].McVideoProtectGpuOverride0 = 0x00000000;
SDRAM[1].McVideoProtectGpuOverride1 = 0x00000000;
SDRAM[1].McSecCarveoutBom = 0xfff00000;
SDRAM[1].McSecCarveoutAdrHi = 0x00000000;
SDRAM[1].McSecCarveoutSizeMb = 0x00000000;
SDRAM[1].McVideoProtectWriteAccess = 0x00000000;
SDRAM[1].McSecCarveoutProtectWriteAccess = 0x00000000;
SDRAM[1].EmcCaTrainingEnable = 0x00000001;
SDRAM[1].EmcCaTrainingTimingCntl1 = 0x09257359;
SDRAM[1].EmcCaTrainingTimingCntl2 = 0x00000017;
SDRAM[1].SwizzleRankByteEncode = 0x00000008;
SDRAM[1].BootRomPatchControl = 0x00000000;
SDRAM[1].BootRomPatchData = 0x00000000;
SDRAM[1].McMtsCarveoutBom = 0x78000000;
SDRAM[1].McMtsCarveoutAdrHi = 0x00000001;
SDRAM[1].McMtsCarveoutSizeMb = 0x00000080;
SDRAM[1].McMtsCarveoutRegCtrl = 0x00000001;
#@ MC_MLL_MPCORER_PTSA_RATE {0x7001944c} = 0x0000000d;
#@ MC_PTSA_GRANT_DECREMENT {0x70019960} = 0x000000fd;
#@ MC_LATENCY_ALLOWANCE_XUSB_0 {0x7001937c} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_XUSB_1 {0x70019380} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_TSEC_0 {0x70019390} = 0x00c1003c;
#@ MC_LATENCY_ALLOWANCE_SDMMCA_0 {0x700193b8} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAA_0 {0x700193bc} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_SDMMC_0 {0x700193c0} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAB_0 {0x700193c4} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_PPCS_0 {0x70019344} = 0x00270049;
#@ MC_LATENCY_ALLOWANCE_PPCS_1 {0x70019348} = 0x00c10080;
#@ MC_LATENCY_ALLOWANCE_MPCORE_0 {0x70019320} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_MPCORELP_0 {0x70019324} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_HC_0 {0x70019310} = 0x00080021;
#@ MC_LATENCY_ALLOWANCE_HC_1 {0x70019314} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_AVPC_0 {0x700192e4} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_GPU_0 {0x700193ac} = 0x00c10026;
#@ MC_LATENCY_ALLOWANCE_MSENC_0 {0x70019328} = 0x00c1001a;
#@ MC_LATENCY_ALLOWANCE_HDA_0 {0x70019318} = 0x00c10024;
#@ MC_LATENCY_ALLOWANCE_VIC_0 {0x70019394} = 0x00c10029;
#@ MC_LATENCY_ALLOWANCE_VI2_0 {0x70019398} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_ISP2_0 {0x70019370} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2_1 {0x70019374} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_ISP2B_0 {0x70019384} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2B_1 {0x70019388} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_0 {0x70019354} = 0x00d400ff;
#@ MC_LATENCY_ALLOWANCE_VDE_1 {0x70019358} = 0x00510029;
#@ MC_LATENCY_ALLOWANCE_VDE_2 {0x7001935c} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_3 {0x70019360} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_SATA_0 {0x70019350} = 0x00c10065;
#@ MC_LATENCY_ALLOWANCE_AFI_0 {0x700192e0} = 0x00c1002a;
# CFG Version 01 Micron EDFA232A2MA-JD-F (using Micron part)
# Do not edit. Generated by T132_emc_reg_toolV6.0.4 V6.0.4. Command:
# T132_emc_reg_toolV6.0.4 -i denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par -b A44_528MHz_emc_reg.txt 1.89394
# -o A44_64_528_tool_emcregtoolv4.cfg -dram_board_cfg 3 -round_trip_dly_ps 589.6
# Parameter file: denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par, tck = 1.89 ns (528.00 MHz)
# bkv file: A44_528MHz_emc_reg.txt
SDRAM[2].MemoryType = NvBootMemoryType_LpDdr2;
SDRAM[2].PllMInputDivider = 0x00000001;
SDRAM[2].PllMFeedbackDivider = 0x0000002c;
SDRAM[2].PllMStableTime = 0x0000012c;
SDRAM[2].PllMSetupControl = 0x00000000;
SDRAM[2].PllMSelectDiv2 = 0x00000000;
SDRAM[2].PllMPDLshiftPh45 = 0x00000001;
SDRAM[2].PllMPDLshiftPh90 = 0x00000001;
SDRAM[2].PllMPDLshiftPh135 = 0x00000001;
SDRAM[2].PllMKCP = 0x00000000;
SDRAM[2].PllMKVCO = 0x00000000;
SDRAM[2].EmcBctSpare0 = 0x00000000;
SDRAM[2].EmcBctSpare1 = 0x00000000;
SDRAM[2].EmcBctSpare2 = 0x00000000;
SDRAM[2].EmcBctSpare3 = 0x00000000;
SDRAM[2].EmcBctSpare4 = 0x00000000;
SDRAM[2].EmcBctSpare5 = 0x00000000;
SDRAM[2].EmcBctSpare6 = 0x00000000;
SDRAM[2].EmcBctSpare7 = 0x00000000;
SDRAM[2].EmcBctSpare8 = 0x00000000;
SDRAM[2].EmcBctSpare9 = 0x00000000;
SDRAM[2].EmcBctSpare10 = 0x00000000;
SDRAM[2].EmcBctSpare11 = 0x00000000;
SDRAM[2].EmcClockSource = 0x80000000;
SDRAM[2].EmcAutoCalInterval = 0x001fffff;
SDRAM[2].EmcAutoCalConfig = 0xa1430000;
SDRAM[2].EmcAutoCalConfig2 = 0x00000000;
SDRAM[2].EmcAutoCalConfig3 = 0x00000000;
SDRAM[2].EmcAutoCalWait = 0x00000190;
SDRAM[2].EmcAdrCfg = 0x00000001;
SDRAM[2].EmcPinProgramWait = 0x00000000;
SDRAM[2].EmcPinExtraWait = 0x00000000;
SDRAM[2].EmcTimingControlWait = 0x00000000;
SDRAM[2].EmcRc = 0x0000001f;
SDRAM[2].EmcRfc = 0x00000044;
SDRAM[2].EmcRfcSlr = 0x00000000;
SDRAM[2].EmcRas = 0x00000016;
SDRAM[2].EmcRp = 0x00000009;
SDRAM[2].EmcR2r = 0x00000000;
SDRAM[2].EmcW2w = 0x00000000;
SDRAM[2].EmcR2w = 0x0000000a;
SDRAM[2].EmcW2r = 0x00000009;
SDRAM[2].EmcR2p = 0x00000003;
SDRAM[2].EmcW2p = 0x0000000d;
SDRAM[2].EmcRdRcd = 0x00000009;
SDRAM[2].EmcWrRcd = 0x00000009;
SDRAM[2].EmcRrd = 0x00000005;
SDRAM[2].EmcRext = 0x00000004;
SDRAM[2].EmcWext = 0x00000000;
SDRAM[2].EmcWdv = 0x00000002;
SDRAM[2].EmcWdvMask = 0x00000002;
SDRAM[2].EmcQUse = 0x00000008;
SDRAM[2].EmcQuseWidth = 0x00000003;
SDRAM[2].EmcIbdly = 0x00000000;
SDRAM[2].EmcEInput = 0x00000003;
SDRAM[2].EmcEInputDuration = 0x0000000a;
SDRAM[2].EmcPutermExtra = 0x00050000;
SDRAM[2].EmcPutermWidth = 0x00000004;
SDRAM[2].EmcPutermAdj = 0x00000000;
SDRAM[2].EmcCdbCntl1 = 0x00000000;
SDRAM[2].EmcCdbCntl2 = 0x00000000;
SDRAM[2].EmcCdbCntl3 = 0x00000000;
SDRAM[2].EmcQRst = 0x00000002;
SDRAM[2].EmcQSafe = 0x00000011;
SDRAM[2].EmcRdv = 0x00000015;
SDRAM[2].EmcRdvMask = 0x00000017;
SDRAM[2].EmcQpop = 0x0000000d;
SDRAM[2].EmcCtt = 0x00000000;
SDRAM[2].EmcCttDuration = 0x00000004;
SDRAM[2].EmcRefresh = 0x000007cd;
SDRAM[2].EmcBurstRefreshNum = 0x00000000;
SDRAM[2].EmcPreRefreshReqCnt = 0x000001f3;
SDRAM[2].EmcPdEx2Wr = 0x00000003;
SDRAM[2].EmcPdEx2Rd = 0x00000003;
SDRAM[2].EmcPChg2Pden = 0x00000009;
SDRAM[2].EmcAct2Pden = 0x00000000;
SDRAM[2].EmcAr2Pden = 0x00000001;
SDRAM[2].EmcRw2Pden = 0x00000011;
SDRAM[2].EmcTxsr = 0x0000004a;
SDRAM[2].EmcTxsrDll = 0x0000004a;
SDRAM[2].EmcTcke = 0x00000004;
SDRAM[2].EmcTckesr = 0x00000008;
SDRAM[2].EmcTpd = 0x00000004;
SDRAM[2].EmcTfaw = 0x00000019;
SDRAM[2].EmcTrpab = 0x0000000c;
SDRAM[2].EmcTClkStable = 0x00000003;
SDRAM[2].EmcTClkStop = 0x00000003;
SDRAM[2].EmcTRefBw = 0x00000895;
SDRAM[2].EmcFbioCfg5 = 0x1363a096;
SDRAM[2].EmcFbioCfg6 = 0x00000000;
SDRAM[2].EmcFbioSpare = 0x00000000;
SDRAM[2].EmcCfgRsv = 0xff00ff00;
SDRAM[2].EmcMrs = 0x00000000;
SDRAM[2].EmcEmrs = 0x00000000;
SDRAM[2].EmcEmrs2 = 0x00000000;
SDRAM[2].EmcEmrs3 = 0x00000000;
SDRAM[2].EmcMrw1 = 0x000100c3;
SDRAM[2].EmcMrw2 = 0x00020006;
SDRAM[2].EmcMrw3 = 0x00030001;
SDRAM[2].EmcMrw4 = 0x800b0000;
SDRAM[2].EmcMrwExtra = 0x000100c3;
SDRAM[2].EmcWarmBootMrwExtra = 0x00020006;
SDRAM[2].EmcWarmBootExtraModeRegWriteEnable = 0x00000000;
SDRAM[2].EmcExtraModeRegWriteEnable = 0x00000000;
SDRAM[2].EmcMrwResetCommand = 0x003f00fc;
SDRAM[2].EmcMrwResetNInitWait = 0x0000000a;
SDRAM[2].EmcMrsWaitCnt = 0x02100013;
SDRAM[2].EmcMrsWaitCnt2 = 0x02100013;
SDRAM[2].EmcCfg = 0xf3300000;
SDRAM[2].EmcCfg2 = 0x0000089f;
SDRAM[2].EmcCfgPipe = 0x000042a0;
SDRAM[2].EmcDbg = 0x01000c00;
SDRAM[2].EmcCmdQ = 0x10004408;
SDRAM[2].EmcMc2EmcQ = 0x06000404;
SDRAM[2].EmcDynSelfRefControl = 0x800010b3;
SDRAM[2].AhbArbitrationXbarCtrlMemInitDone = 0x00000001;
SDRAM[2].EmcCfgDigDll = 0xe01200b9;
SDRAM[2].EmcCfgDigDllPeriod = 0x00008000;
SDRAM[2].EmcDevSelect = 0x00000000;
SDRAM[2].EmcSelDpdCtrl = 0x0004001c;
SDRAM[2].EmcDllXformDqs0 = 0x007f400a;
SDRAM[2].EmcDllXformDqs1 = 0x007f400a;
SDRAM[2].EmcDllXformDqs2 = 0x007f400a;
SDRAM[2].EmcDllXformDqs3 = 0x007f400a;
SDRAM[2].EmcDllXformDqs4 = 0x007f400a;
SDRAM[2].EmcDllXformDqs5 = 0x007f400a;
SDRAM[2].EmcDllXformDqs6 = 0x007f400a;
SDRAM[2].EmcDllXformDqs7 = 0x007f400a;
SDRAM[2].EmcDllXformDqs8 = 0x007f400a;
SDRAM[2].EmcDllXformDqs9 = 0x007f400a;
SDRAM[2].EmcDllXformDqs10 = 0x007f400a;
SDRAM[2].EmcDllXformDqs11 = 0x007f400a;
SDRAM[2].EmcDllXformDqs12 = 0x007f400a;
SDRAM[2].EmcDllXformDqs13 = 0x007f400a;
SDRAM[2].EmcDllXformDqs14 = 0x007f400a;
SDRAM[2].EmcDllXformDqs15 = 0x007f400a;
SDRAM[2].EmcDllXformQUse0 = 0x00000000;
SDRAM[2].EmcDllXformQUse1 = 0x00000000;
SDRAM[2].EmcDllXformQUse2 = 0x00000000;
SDRAM[2].EmcDllXformQUse3 = 0x00000000;
SDRAM[2].EmcDllXformQUse4 = 0x00000000;
SDRAM[2].EmcDllXformQUse5 = 0x00000000;
SDRAM[2].EmcDllXformQUse6 = 0x00000000;
SDRAM[2].EmcDllXformQUse7 = 0x00000000;
SDRAM[2].EmcDllXformAddr0 = 0x00024000;
SDRAM[2].EmcDllXformAddr1 = 0x00024000;
SDRAM[2].EmcDllXformAddr2 = 0x00000006;
SDRAM[2].EmcDllXformAddr3 = 0x00024000;
SDRAM[2].EmcDllXformAddr4 = 0x00024000;
SDRAM[2].EmcDllXformAddr5 = 0x00000006;
SDRAM[2].EmcDllXformQUse8 = 0x00000000;
SDRAM[2].EmcDllXformQUse9 = 0x00000000;
SDRAM[2].EmcDllXformQUse10 = 0x00000000;
SDRAM[2].EmcDllXformQUse11 = 0x00000000;
SDRAM[2].EmcDllXformQUse12 = 0x00000000;
SDRAM[2].EmcDllXformQUse13 = 0x00000000;
SDRAM[2].EmcDllXformQUse14 = 0x00000000;
SDRAM[2].EmcDllXformQUse15 = 0x00000000;
SDRAM[2].EmcDliTrimTxDqs0 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs1 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs2 = 0x00000008;
SDRAM[2].EmcDliTrimTxDqs3 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs4 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs5 = 0x00000008;
SDRAM[2].EmcDliTrimTxDqs6 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs7 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs8 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs9 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs10 = 0x00000008;
SDRAM[2].EmcDliTrimTxDqs11 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs12 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs13 = 0x00000008;
SDRAM[2].EmcDliTrimTxDqs14 = 0x0000000b;
SDRAM[2].EmcDliTrimTxDqs15 = 0x0000000b;
SDRAM[2].EmcDllXformDq0 = 0x0000000c;
SDRAM[2].EmcDllXformDq1 = 0x0000000c;
SDRAM[2].EmcDllXformDq2 = 0x0000000c;
SDRAM[2].EmcDllXformDq3 = 0x0000000c;
SDRAM[2].EmcDllXformDq4 = 0x0000000c;
SDRAM[2].EmcDllXformDq5 = 0x0000000c;
SDRAM[2].EmcDllXformDq6 = 0x0000000c;
SDRAM[2].EmcDllXformDq7 = 0x0000000c;
SDRAM[2].WarmBootWait = 0x00000001;
SDRAM[2].EmcCttTermCtrl = 0x00000802;
SDRAM[2].EmcOdtWrite = 0x00000000;
SDRAM[2].EmcOdtRead = 0x00000000;
SDRAM[2].EmcZcalInterval = 0x00064000;
SDRAM[2].EmcZcalWaitCnt = 0x00000034;
SDRAM[2].EmcZcalMrwCmd = 0x000a0056;
SDRAM[2].EmcMrsResetDll = 0x00000000;
SDRAM[2].EmcZcalInitDev0 = 0x840a00ff;
SDRAM[2].EmcZcalInitDev1 = 0x440a00ff;
SDRAM[2].EmcZcalInitWait = 0x00000001;
SDRAM[2].EmcZcalWarmColdBootEnables = 0x00000003;
SDRAM[2].EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab;
SDRAM[2].EmcZqCalDdr3WarmBoot = 0x00000000;
SDRAM[2].EmcZcalWarmBootWait = 0x00000001;
SDRAM[2].EmcMrsWarmBootEnable = 0x00000001;
SDRAM[2].EmcMrsResetDllWait = 0x00000000;
SDRAM[2].EmcMrsExtra = 0x00000000;
SDRAM[2].EmcWarmBootMrsExtra = 0x00000000;
SDRAM[2].EmcEmrsDdr2DllEnable = 0x00000000;
SDRAM[2].EmcMrsDdr2DllReset = 0x00000000;
SDRAM[2].EmcEmrsDdr2OcdCalib = 0x00000000;
SDRAM[2].EmcDdr2Wait = 0x00000000;
SDRAM[2].EmcClkenOverride = 0x00000000;
SDRAM[2].McDisExtraSnapLevels = 0x00000000;
SDRAM[2].EmcExtraRefreshNum = 0x00000002;
SDRAM[2].EmcClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[2].McClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[2].EmcCfgDigDllPeriodWarmBoot = 0x00000003;
SDRAM[2].PmcVddpSel = 0x00000001;
SDRAM[2].PmcVddpSelWait = 0x00000002;
SDRAM[2].PmcDdrPwr = 0x00000003;
SDRAM[2].PmcDdrCfg = 0x00001000;
SDRAM[2].PmcIoDpd3Req = 0x4ffefef7;
SDRAM[2].PmcIoDpd3ReqWait = 0x00000000;
SDRAM[2].PmcRegShort = 0x0000330f;
SDRAM[2].PmcNoIoPower = 0x00000000;
SDRAM[2].PmcPorDpdCtrlWait = 0x00000001;
SDRAM[2].EmcXm2CmdPadCtrl = 0x00000220;
SDRAM[2].EmcXm2CmdPadCtrl2 = 0x770c0000;
SDRAM[2].EmcXm2CmdPadCtrl3 = 0x050c0000;
SDRAM[2].EmcXm2CmdPadCtrl4 = 0x00000000;
SDRAM[2].EmcXm2CmdPadCtrl5 = 0x00100100;
SDRAM[2].EmcXm2DqsPadCtrl = 0x770c1414;
SDRAM[2].EmcXm2DqsPadCtrl2 = 0x0123123d;
SDRAM[2].EmcXm2DqsPadCtrl3 = 0x51451420;
SDRAM[2].EmcXm2DqsPadCtrl4 = 0x00514514;
SDRAM[2].EmcXm2DqsPadCtrl5 = 0x00514514;
SDRAM[2].EmcXm2DqsPadCtrl6 = 0x51451400;
SDRAM[2].EmcXm2DqPadCtrl = 0x770c2990;
SDRAM[2].EmcXm2DqPadCtrl2 = 0x00000000;
SDRAM[2].EmcXm2DqPadCtrl3 = 0x00000000;
SDRAM[2].EmcXm2ClkPadCtrl = 0x77ffc004;
SDRAM[2].EmcXm2ClkPadCtrl2 = 0x00000000;
SDRAM[2].EmcXm2CompPadCtrl = 0x81f1f008;
SDRAM[2].EmcXm2VttGenPadCtrl = 0x07070000;
SDRAM[2].EmcXm2VttGenPadCtrl2 = 0x0000003f;
SDRAM[2].EmcXm2VttGenPadCtrl3 = 0x015ddddd;
SDRAM[2].EmcAcpdControl = 0x00000000;
SDRAM[2].EmcSwizzleRank0ByteCfg = 0x00001032;
SDRAM[2].EmcSwizzleRank0Byte0 = 0x53067142;
SDRAM[2].EmcSwizzleRank0Byte1 = 0x73025146;
SDRAM[2].EmcSwizzleRank0Byte2 = 0x20136475;
SDRAM[2].EmcSwizzleRank0Byte3 = 0x46273150;
SDRAM[2].EmcSwizzleRank1ByteCfg = 0x00003210;
SDRAM[2].EmcSwizzleRank1Byte0 = 0x73451026;
SDRAM[2].EmcSwizzleRank1Byte1 = 0x73025146;
SDRAM[2].EmcSwizzleRank1Byte2 = 0x20641735;
SDRAM[2].EmcSwizzleRank1Byte3 = 0x42136075;
SDRAM[2].EmcDsrVttgenDrv = 0x0000003f;
SDRAM[2].EmcTxdsrvttgen = 0x00000000;
SDRAM[2].EmcBgbiasCtl0 = 0x00000000;
SDRAM[2].McEmemAdrCfg = 0x00000001;
SDRAM[2].McEmemAdrCfgDev0 = 0x00080304;
SDRAM[2].McEmemAdrCfgDev1 = 0x00080304;
SDRAM[2].McEmemAdrCfgBankMask0 = 0x00001248;
SDRAM[2].McEmemAdrCfgBankMask1 = 0x00002490;
SDRAM[2].McEmemAdrCfgBankMask2 = 0x00000920;
SDRAM[2].McEmemAdrCfgBankSwizzle3 = 0x00000001;
SDRAM[2].McEmemCfg = 0x00001000;
SDRAM[2].McEmemArbCfg = 0x0f000007;
SDRAM[2].McEmemArbOutstandingReq = 0x80000040;
SDRAM[2].McEmemArbTimingRcd = 0x00000003;
SDRAM[2].McEmemArbTimingRp = 0x00000004;
SDRAM[2].McEmemArbTimingRc = 0x00000010;
SDRAM[2].McEmemArbTimingRas = 0x0000000a;
SDRAM[2].McEmemArbTimingFaw = 0x0000000d;
SDRAM[2].McEmemArbTimingRrd = 0x00000002;
SDRAM[2].McEmemArbTimingRap2Pre = 0x00000002;
SDRAM[2].McEmemArbTimingWap2Pre = 0x00000009;
SDRAM[2].McEmemArbTimingR2R = 0x00000003;
SDRAM[2].McEmemArbTimingW2W = 0x00000001;
SDRAM[2].McEmemArbTimingR2W = 0x00000006;
SDRAM[2].McEmemArbTimingW2R = 0x00000006;
SDRAM[2].McEmemArbDaTurns = 0x06060103;
SDRAM[2].McEmemArbDaCovers = 0x00120b10;
SDRAM[2].McEmemArbMisc0 = 0x71c81811;
SDRAM[2].McEmemArbMisc1 = 0x70000f03;
SDRAM[2].McEmemArbRing1Throttle = 0x001f0000;
SDRAM[2].McEmemArbOverride = 0x10000000;
SDRAM[2].McEmemArbOverride1 = 0x00000000;
SDRAM[2].McEmemArbRsv = 0xff00ff00;
SDRAM[2].McClkenOverride = 0x00000000;
SDRAM[2].McStatControl = 0x00000000;
SDRAM[2].McDisplaySnapRing = 0x00000003;
SDRAM[2].McVideoProtectBom = 0xfff00000;
SDRAM[2].McVideoProtectBomAdrHi = 0x00000000;
SDRAM[2].McVideoProtectSizeMb = 0x00000000;
SDRAM[2].McVideoProtectVprOverride = 0xe4bac743;
SDRAM[2].McVideoProtectVprOverride1 = 0x00000013;
SDRAM[2].McVideoProtectGpuOverride0 = 0x00000000;
SDRAM[2].McVideoProtectGpuOverride1 = 0x00000000;
SDRAM[2].McSecCarveoutBom = 0xfff00000;
SDRAM[2].McSecCarveoutAdrHi = 0x00000000;
SDRAM[2].McSecCarveoutSizeMb = 0x00000000;
SDRAM[2].McVideoProtectWriteAccess = 0x00000000;
SDRAM[2].McSecCarveoutProtectWriteAccess = 0x00000000;
SDRAM[2].EmcCaTrainingEnable = 0x00000001;
SDRAM[2].EmcCaTrainingTimingCntl1 = 0x09257359;
SDRAM[2].EmcCaTrainingTimingCntl2 = 0x00000017;
SDRAM[2].SwizzleRankByteEncode = 0x00000008;
SDRAM[2].BootRomPatchControl = 0x00000000;
SDRAM[2].BootRomPatchData = 0x00000000;
SDRAM[2].McMtsCarveoutBom = 0x78000000;
SDRAM[2].McMtsCarveoutAdrHi = 0x00000001;
SDRAM[2].McMtsCarveoutSizeMb = 0x00000080;
SDRAM[2].McMtsCarveoutRegCtrl = 0x00000001;
#@ MC_MLL_MPCORER_PTSA_RATE {0x7001944c} = 0x0000000d;
#@ MC_PTSA_GRANT_DECREMENT {0x70019960} = 0x000000fd;
#@ MC_LATENCY_ALLOWANCE_XUSB_0 {0x7001937c} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_XUSB_1 {0x70019380} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_TSEC_0 {0x70019390} = 0x00c1003c;
#@ MC_LATENCY_ALLOWANCE_SDMMCA_0 {0x700193b8} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAA_0 {0x700193bc} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_SDMMC_0 {0x700193c0} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAB_0 {0x700193c4} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_PPCS_0 {0x70019344} = 0x00270049;
#@ MC_LATENCY_ALLOWANCE_PPCS_1 {0x70019348} = 0x00c10080;
#@ MC_LATENCY_ALLOWANCE_MPCORE_0 {0x70019320} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_MPCORELP_0 {0x70019324} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_HC_0 {0x70019310} = 0x00080021;
#@ MC_LATENCY_ALLOWANCE_HC_1 {0x70019314} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_AVPC_0 {0x700192e4} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_GPU_0 {0x700193ac} = 0x00c10026;
#@ MC_LATENCY_ALLOWANCE_MSENC_0 {0x70019328} = 0x00c1001a;
#@ MC_LATENCY_ALLOWANCE_HDA_0 {0x70019318} = 0x00c10024;
#@ MC_LATENCY_ALLOWANCE_VIC_0 {0x70019394} = 0x00c10029;
#@ MC_LATENCY_ALLOWANCE_VI2_0 {0x70019398} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_ISP2_0 {0x70019370} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2_1 {0x70019374} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_ISP2B_0 {0x70019384} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2B_1 {0x70019388} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_0 {0x70019354} = 0x00d400ff;
#@ MC_LATENCY_ALLOWANCE_VDE_1 {0x70019358} = 0x00510029;
#@ MC_LATENCY_ALLOWANCE_VDE_2 {0x7001935c} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_3 {0x70019360} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_SATA_0 {0x70019350} = 0x00c10065;
#@ MC_LATENCY_ALLOWANCE_AFI_0 {0x700192e0} = 0x00c1002a;
# CFG Version 01 Spare (using Micron part)
# Do not edit. Generated by T132_emc_reg_toolV6.0.4 V6.0.4. Command:
# T132_emc_reg_toolV6.0.4 -i denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par -b A44_528MHz_emc_reg.txt 1.89394
# -o A44_64_528_tool_emcregtoolv4.cfg -dram_board_cfg 3 -round_trip_dly_ps 589.6
# Parameter file: denali_sil_lpddr3_edfa232a2ma_4GB_X64_933.par, tck = 1.89 ns (528.00 MHz)
# bkv file: A44_528MHz_emc_reg.txt
SDRAM[3].MemoryType = NvBootMemoryType_LpDdr2;
SDRAM[3].PllMInputDivider = 0x00000001;
SDRAM[3].PllMFeedbackDivider = 0x0000002c;
SDRAM[3].PllMStableTime = 0x0000012c;
SDRAM[3].PllMSetupControl = 0x00000000;
SDRAM[3].PllMSelectDiv2 = 0x00000000;
SDRAM[3].PllMPDLshiftPh45 = 0x00000001;
SDRAM[3].PllMPDLshiftPh90 = 0x00000001;
SDRAM[3].PllMPDLshiftPh135 = 0x00000001;
SDRAM[3].PllMKCP = 0x00000000;
SDRAM[3].PllMKVCO = 0x00000000;
SDRAM[3].EmcBctSpare0 = 0x00000000;
SDRAM[3].EmcBctSpare1 = 0x00000000;
SDRAM[3].EmcBctSpare2 = 0x00000000;
SDRAM[3].EmcBctSpare3 = 0x00000000;
SDRAM[3].EmcBctSpare4 = 0x00000000;
SDRAM[3].EmcBctSpare5 = 0x00000000;
SDRAM[3].EmcBctSpare6 = 0x00000000;
SDRAM[3].EmcBctSpare7 = 0x00000000;
SDRAM[3].EmcBctSpare8 = 0x00000000;
SDRAM[3].EmcBctSpare9 = 0x00000000;
SDRAM[3].EmcBctSpare10 = 0x00000000;
SDRAM[3].EmcBctSpare11 = 0x00000000;
SDRAM[3].EmcClockSource = 0x80000000;
SDRAM[3].EmcAutoCalInterval = 0x001fffff;
SDRAM[3].EmcAutoCalConfig = 0xa1430000;
SDRAM[3].EmcAutoCalConfig2 = 0x00000000;
SDRAM[3].EmcAutoCalConfig3 = 0x00000000;
SDRAM[3].EmcAutoCalWait = 0x00000190;
SDRAM[3].EmcAdrCfg = 0x00000001;
SDRAM[3].EmcPinProgramWait = 0x00000000;
SDRAM[3].EmcPinExtraWait = 0x00000000;
SDRAM[3].EmcTimingControlWait = 0x00000000;
SDRAM[3].EmcRc = 0x0000001f;
SDRAM[3].EmcRfc = 0x00000044;
SDRAM[3].EmcRfcSlr = 0x00000000;
SDRAM[3].EmcRas = 0x00000016;
SDRAM[3].EmcRp = 0x00000009;
SDRAM[3].EmcR2r = 0x00000000;
SDRAM[3].EmcW2w = 0x00000000;
SDRAM[3].EmcR2w = 0x0000000a;
SDRAM[3].EmcW2r = 0x00000009;
SDRAM[3].EmcR2p = 0x00000003;
SDRAM[3].EmcW2p = 0x0000000d;
SDRAM[3].EmcRdRcd = 0x00000009;
SDRAM[3].EmcWrRcd = 0x00000009;
SDRAM[3].EmcRrd = 0x00000005;
SDRAM[3].EmcRext = 0x00000004;
SDRAM[3].EmcWext = 0x00000000;
SDRAM[3].EmcWdv = 0x00000002;
SDRAM[3].EmcWdvMask = 0x00000002;
SDRAM[3].EmcQUse = 0x00000008;
SDRAM[3].EmcQuseWidth = 0x00000003;
SDRAM[3].EmcIbdly = 0x00000000;
SDRAM[3].EmcEInput = 0x00000003;
SDRAM[3].EmcEInputDuration = 0x0000000a;
SDRAM[3].EmcPutermExtra = 0x00050000;
SDRAM[3].EmcPutermWidth = 0x00000004;
SDRAM[3].EmcPutermAdj = 0x00000000;
SDRAM[3].EmcCdbCntl1 = 0x00000000;
SDRAM[3].EmcCdbCntl2 = 0x00000000;
SDRAM[3].EmcCdbCntl3 = 0x00000000;
SDRAM[3].EmcQRst = 0x00000002;
SDRAM[3].EmcQSafe = 0x00000011;
SDRAM[3].EmcRdv = 0x00000015;
SDRAM[3].EmcRdvMask = 0x00000017;
SDRAM[3].EmcQpop = 0x0000000d;
SDRAM[3].EmcCtt = 0x00000000;
SDRAM[3].EmcCttDuration = 0x00000004;
SDRAM[3].EmcRefresh = 0x000007cd;
SDRAM[3].EmcBurstRefreshNum = 0x00000000;
SDRAM[3].EmcPreRefreshReqCnt = 0x000001f3;
SDRAM[3].EmcPdEx2Wr = 0x00000003;
SDRAM[3].EmcPdEx2Rd = 0x00000003;
SDRAM[3].EmcPChg2Pden = 0x00000009;
SDRAM[3].EmcAct2Pden = 0x00000000;
SDRAM[3].EmcAr2Pden = 0x00000001;
SDRAM[3].EmcRw2Pden = 0x00000011;
SDRAM[3].EmcTxsr = 0x0000004a;
SDRAM[3].EmcTxsrDll = 0x0000004a;
SDRAM[3].EmcTcke = 0x00000004;
SDRAM[3].EmcTckesr = 0x00000008;
SDRAM[3].EmcTpd = 0x00000004;
SDRAM[3].EmcTfaw = 0x00000019;
SDRAM[3].EmcTrpab = 0x0000000c;
SDRAM[3].EmcTClkStable = 0x00000003;
SDRAM[3].EmcTClkStop = 0x00000003;
SDRAM[3].EmcTRefBw = 0x00000895;
SDRAM[3].EmcFbioCfg5 = 0x1363a096;
SDRAM[3].EmcFbioCfg6 = 0x00000000;
SDRAM[3].EmcFbioSpare = 0x00000000;
SDRAM[3].EmcCfgRsv = 0xff00ff00;
SDRAM[3].EmcMrs = 0x00000000;
SDRAM[3].EmcEmrs = 0x00000000;
SDRAM[3].EmcEmrs2 = 0x00000000;
SDRAM[3].EmcEmrs3 = 0x00000000;
SDRAM[3].EmcMrw1 = 0x000100c3;
SDRAM[3].EmcMrw2 = 0x00020006;
SDRAM[3].EmcMrw3 = 0x00030001;
SDRAM[3].EmcMrw4 = 0x800b0000;
SDRAM[3].EmcMrwExtra = 0x000100c3;
SDRAM[3].EmcWarmBootMrwExtra = 0x00020006;
SDRAM[3].EmcWarmBootExtraModeRegWriteEnable = 0x00000000;
SDRAM[3].EmcExtraModeRegWriteEnable = 0x00000000;
SDRAM[3].EmcMrwResetCommand = 0x003f00fc;
SDRAM[3].EmcMrwResetNInitWait = 0x0000000a;
SDRAM[3].EmcMrsWaitCnt = 0x02100013;
SDRAM[3].EmcMrsWaitCnt2 = 0x02100013;
SDRAM[3].EmcCfg = 0xf3300000;
SDRAM[3].EmcCfg2 = 0x0000089f;
SDRAM[3].EmcCfgPipe = 0x000042a0;
SDRAM[3].EmcDbg = 0x01000c00;
SDRAM[3].EmcCmdQ = 0x10004408;
SDRAM[3].EmcMc2EmcQ = 0x06000404;
SDRAM[3].EmcDynSelfRefControl = 0x800010b3;
SDRAM[3].AhbArbitrationXbarCtrlMemInitDone = 0x00000001;
SDRAM[3].EmcCfgDigDll = 0xe01200b9;
SDRAM[3].EmcCfgDigDllPeriod = 0x00008000;
SDRAM[3].EmcDevSelect = 0x00000000;
SDRAM[3].EmcSelDpdCtrl = 0x0004001c;
SDRAM[3].EmcDllXformDqs0 = 0x007f400a;
SDRAM[3].EmcDllXformDqs1 = 0x007f400a;
SDRAM[3].EmcDllXformDqs2 = 0x007f400a;
SDRAM[3].EmcDllXformDqs3 = 0x007f400a;
SDRAM[3].EmcDllXformDqs4 = 0x007f400a;
SDRAM[3].EmcDllXformDqs5 = 0x007f400a;
SDRAM[3].EmcDllXformDqs6 = 0x007f400a;
SDRAM[3].EmcDllXformDqs7 = 0x007f400a;
SDRAM[3].EmcDllXformDqs8 = 0x007f400a;
SDRAM[3].EmcDllXformDqs9 = 0x007f400a;
SDRAM[3].EmcDllXformDqs10 = 0x007f400a;
SDRAM[3].EmcDllXformDqs11 = 0x007f400a;
SDRAM[3].EmcDllXformDqs12 = 0x007f400a;
SDRAM[3].EmcDllXformDqs13 = 0x007f400a;
SDRAM[3].EmcDllXformDqs14 = 0x007f400a;
SDRAM[3].EmcDllXformDqs15 = 0x007f400a;
SDRAM[3].EmcDllXformQUse0 = 0x00000000;
SDRAM[3].EmcDllXformQUse1 = 0x00000000;
SDRAM[3].EmcDllXformQUse2 = 0x00000000;
SDRAM[3].EmcDllXformQUse3 = 0x00000000;
SDRAM[3].EmcDllXformQUse4 = 0x00000000;
SDRAM[3].EmcDllXformQUse5 = 0x00000000;
SDRAM[3].EmcDllXformQUse6 = 0x00000000;
SDRAM[3].EmcDllXformQUse7 = 0x00000000;
SDRAM[3].EmcDllXformAddr0 = 0x00024000;
SDRAM[3].EmcDllXformAddr1 = 0x00024000;
SDRAM[3].EmcDllXformAddr2 = 0x00000006;
SDRAM[3].EmcDllXformAddr3 = 0x00024000;
SDRAM[3].EmcDllXformAddr4 = 0x00024000;
SDRAM[3].EmcDllXformAddr5 = 0x00000006;
SDRAM[3].EmcDllXformQUse8 = 0x00000000;
SDRAM[3].EmcDllXformQUse9 = 0x00000000;
SDRAM[3].EmcDllXformQUse10 = 0x00000000;
SDRAM[3].EmcDllXformQUse11 = 0x00000000;
SDRAM[3].EmcDllXformQUse12 = 0x00000000;
SDRAM[3].EmcDllXformQUse13 = 0x00000000;
SDRAM[3].EmcDllXformQUse14 = 0x00000000;
SDRAM[3].EmcDllXformQUse15 = 0x00000000;
SDRAM[3].EmcDliTrimTxDqs0 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs1 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs2 = 0x00000008;
SDRAM[3].EmcDliTrimTxDqs3 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs4 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs5 = 0x00000008;
SDRAM[3].EmcDliTrimTxDqs6 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs7 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs8 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs9 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs10 = 0x00000008;
SDRAM[3].EmcDliTrimTxDqs11 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs12 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs13 = 0x00000008;
SDRAM[3].EmcDliTrimTxDqs14 = 0x0000000b;
SDRAM[3].EmcDliTrimTxDqs15 = 0x0000000b;
SDRAM[3].EmcDllXformDq0 = 0x0000000c;
SDRAM[3].EmcDllXformDq1 = 0x0000000c;
SDRAM[3].EmcDllXformDq2 = 0x0000000c;
SDRAM[3].EmcDllXformDq3 = 0x0000000c;
SDRAM[3].EmcDllXformDq4 = 0x0000000c;
SDRAM[3].EmcDllXformDq5 = 0x0000000c;
SDRAM[3].EmcDllXformDq6 = 0x0000000c;
SDRAM[3].EmcDllXformDq7 = 0x0000000c;
SDRAM[3].WarmBootWait = 0x00000001;
SDRAM[3].EmcCttTermCtrl = 0x00000802;
SDRAM[3].EmcOdtWrite = 0x00000000;
SDRAM[3].EmcOdtRead = 0x00000000;
SDRAM[3].EmcZcalInterval = 0x00064000;
SDRAM[3].EmcZcalWaitCnt = 0x00000034;
SDRAM[3].EmcZcalMrwCmd = 0x000a0056;
SDRAM[3].EmcMrsResetDll = 0x00000000;
SDRAM[3].EmcZcalInitDev0 = 0x840a00ff;
SDRAM[3].EmcZcalInitDev1 = 0x440a00ff;
SDRAM[3].EmcZcalInitWait = 0x00000001;
SDRAM[3].EmcZcalWarmColdBootEnables = 0x00000003;
SDRAM[3].EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab;
SDRAM[3].EmcZqCalDdr3WarmBoot = 0x00000000;
SDRAM[3].EmcZcalWarmBootWait = 0x00000001;
SDRAM[3].EmcMrsWarmBootEnable = 0x00000001;
SDRAM[3].EmcMrsResetDllWait = 0x00000000;
SDRAM[3].EmcMrsExtra = 0x00000000;
SDRAM[3].EmcWarmBootMrsExtra = 0x00000000;
SDRAM[3].EmcEmrsDdr2DllEnable = 0x00000000;
SDRAM[3].EmcMrsDdr2DllReset = 0x00000000;
SDRAM[3].EmcEmrsDdr2OcdCalib = 0x00000000;
SDRAM[3].EmcDdr2Wait = 0x00000000;
SDRAM[3].EmcClkenOverride = 0x00000000;
SDRAM[3].McDisExtraSnapLevels = 0x00000000;
SDRAM[3].EmcExtraRefreshNum = 0x00000002;
SDRAM[3].EmcClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[3].McClkenOverrideAllWarmBoot = 0x00000000;
SDRAM[3].EmcCfgDigDllPeriodWarmBoot = 0x00000003;
SDRAM[3].PmcVddpSel = 0x00000001;
SDRAM[3].PmcVddpSelWait = 0x00000002;
SDRAM[3].PmcDdrPwr = 0x00000003;
SDRAM[3].PmcDdrCfg = 0x00001000;
SDRAM[3].PmcIoDpd3Req = 0x4ffefef7;
SDRAM[3].PmcIoDpd3ReqWait = 0x00000000;
SDRAM[3].PmcRegShort = 0x0000330f;
SDRAM[3].PmcNoIoPower = 0x00000000;
SDRAM[3].PmcPorDpdCtrlWait = 0x00000001;
SDRAM[3].EmcXm2CmdPadCtrl = 0x00000220;
SDRAM[3].EmcXm2CmdPadCtrl2 = 0x770c0000;
SDRAM[3].EmcXm2CmdPadCtrl3 = 0x050c0000;
SDRAM[3].EmcXm2CmdPadCtrl4 = 0x00000000;
SDRAM[3].EmcXm2CmdPadCtrl5 = 0x00100100;
SDRAM[3].EmcXm2DqsPadCtrl = 0x770c1414;
SDRAM[3].EmcXm2DqsPadCtrl2 = 0x0123123d;
SDRAM[3].EmcXm2DqsPadCtrl3 = 0x51451420;
SDRAM[3].EmcXm2DqsPadCtrl4 = 0x00514514;
SDRAM[3].EmcXm2DqsPadCtrl5 = 0x00514514;
SDRAM[3].EmcXm2DqsPadCtrl6 = 0x51451400;
SDRAM[3].EmcXm2DqPadCtrl = 0x770c2990;
SDRAM[3].EmcXm2DqPadCtrl2 = 0x00000000;
SDRAM[3].EmcXm2DqPadCtrl3 = 0x00000000;
SDRAM[3].EmcXm2ClkPadCtrl = 0x77ffc004;
SDRAM[3].EmcXm2ClkPadCtrl2 = 0x00000000;
SDRAM[3].EmcXm2CompPadCtrl = 0x81f1f008;
SDRAM[3].EmcXm2VttGenPadCtrl = 0x07070000;
SDRAM[3].EmcXm2VttGenPadCtrl2 = 0x0000003f;
SDRAM[3].EmcXm2VttGenPadCtrl3 = 0x015ddddd;
SDRAM[3].EmcAcpdControl = 0x00000000;
SDRAM[3].EmcSwizzleRank0ByteCfg = 0x00001032;
SDRAM[3].EmcSwizzleRank0Byte0 = 0x53067142;
SDRAM[3].EmcSwizzleRank0Byte1 = 0x73025146;
SDRAM[3].EmcSwizzleRank0Byte2 = 0x20136475;
SDRAM[3].EmcSwizzleRank0Byte3 = 0x46273150;
SDRAM[3].EmcSwizzleRank1ByteCfg = 0x00003210;
SDRAM[3].EmcSwizzleRank1Byte0 = 0x73451026;
SDRAM[3].EmcSwizzleRank1Byte1 = 0x73025146;
SDRAM[3].EmcSwizzleRank1Byte2 = 0x20641735;
SDRAM[3].EmcSwizzleRank1Byte3 = 0x42136075;
SDRAM[3].EmcDsrVttgenDrv = 0x0000003f;
SDRAM[3].EmcTxdsrvttgen = 0x00000000;
SDRAM[3].EmcBgbiasCtl0 = 0x00000000;
SDRAM[3].McEmemAdrCfg = 0x00000001;
SDRAM[3].McEmemAdrCfgDev0 = 0x00080304;
SDRAM[3].McEmemAdrCfgDev1 = 0x00080304;
SDRAM[3].McEmemAdrCfgBankMask0 = 0x00001248;
SDRAM[3].McEmemAdrCfgBankMask1 = 0x00002490;
SDRAM[3].McEmemAdrCfgBankMask2 = 0x00000920;
SDRAM[3].McEmemAdrCfgBankSwizzle3 = 0x00000001;
SDRAM[3].McEmemCfg = 0x00001000;
SDRAM[3].McEmemArbCfg = 0x0f000007;
SDRAM[3].McEmemArbOutstandingReq = 0x80000040;
SDRAM[3].McEmemArbTimingRcd = 0x00000003;
SDRAM[3].McEmemArbTimingRp = 0x00000004;
SDRAM[3].McEmemArbTimingRc = 0x00000010;
SDRAM[3].McEmemArbTimingRas = 0x0000000a;
SDRAM[3].McEmemArbTimingFaw = 0x0000000d;
SDRAM[3].McEmemArbTimingRrd = 0x00000002;
SDRAM[3].McEmemArbTimingRap2Pre = 0x00000002;
SDRAM[3].McEmemArbTimingWap2Pre = 0x00000009;
SDRAM[3].McEmemArbTimingR2R = 0x00000003;
SDRAM[3].McEmemArbTimingW2W = 0x00000001;
SDRAM[3].McEmemArbTimingR2W = 0x00000006;
SDRAM[3].McEmemArbTimingW2R = 0x00000006;
SDRAM[3].McEmemArbDaTurns = 0x06060103;
SDRAM[3].McEmemArbDaCovers = 0x00120b10;
SDRAM[3].McEmemArbMisc0 = 0x71c81811;
SDRAM[3].McEmemArbMisc1 = 0x70000f03;
SDRAM[3].McEmemArbRing1Throttle = 0x001f0000;
SDRAM[3].McEmemArbOverride = 0x10000000;
SDRAM[3].McEmemArbOverride1 = 0x00000000;
SDRAM[3].McEmemArbRsv = 0xff00ff00;
SDRAM[3].McClkenOverride = 0x00000000;
SDRAM[3].McStatControl = 0x00000000;
SDRAM[3].McDisplaySnapRing = 0x00000003;
SDRAM[3].McVideoProtectBom = 0xfff00000;
SDRAM[3].McVideoProtectBomAdrHi = 0x00000000;
SDRAM[3].McVideoProtectSizeMb = 0x00000000;
SDRAM[3].McVideoProtectVprOverride = 0xe4bac743;
SDRAM[3].McVideoProtectVprOverride1 = 0x00000013;
SDRAM[3].McVideoProtectGpuOverride0 = 0x00000000;
SDRAM[3].McVideoProtectGpuOverride1 = 0x00000000;
SDRAM[3].McSecCarveoutBom = 0xfff00000;
SDRAM[3].McSecCarveoutAdrHi = 0x00000000;
SDRAM[3].McSecCarveoutSizeMb = 0x00000000;
SDRAM[3].McVideoProtectWriteAccess = 0x00000000;
SDRAM[3].McSecCarveoutProtectWriteAccess = 0x00000000;
SDRAM[3].EmcCaTrainingEnable = 0x00000001;
SDRAM[3].EmcCaTrainingTimingCntl1 = 0x09257359;
SDRAM[3].EmcCaTrainingTimingCntl2 = 0x00000017;
SDRAM[3].SwizzleRankByteEncode = 0x00000008;
SDRAM[3].BootRomPatchControl = 0x00000000;
SDRAM[3].BootRomPatchData = 0x00000000;
SDRAM[3].McMtsCarveoutBom = 0x78000000;
SDRAM[3].McMtsCarveoutAdrHi = 0x00000001;
SDRAM[3].McMtsCarveoutSizeMb = 0x00000080;
SDRAM[3].McMtsCarveoutRegCtrl = 0x00000001;
#@ MC_MLL_MPCORER_PTSA_RATE {0x7001944c} = 0x0000000d;
#@ MC_PTSA_GRANT_DECREMENT {0x70019960} = 0x000000fd;
#@ MC_LATENCY_ALLOWANCE_XUSB_0 {0x7001937c} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_XUSB_1 {0x70019380} = 0x00c10038;
#@ MC_LATENCY_ALLOWANCE_TSEC_0 {0x70019390} = 0x00c1003c;
#@ MC_LATENCY_ALLOWANCE_SDMMCA_0 {0x700193b8} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAA_0 {0x700193bc} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_SDMMC_0 {0x700193c0} = 0x00c10090;
#@ MC_LATENCY_ALLOWANCE_SDMMCAB_0 {0x700193c4} = 0x00c10041;
#@ MC_LATENCY_ALLOWANCE_PPCS_0 {0x70019344} = 0x00270049;
#@ MC_LATENCY_ALLOWANCE_PPCS_1 {0x70019348} = 0x00c10080;
#@ MC_LATENCY_ALLOWANCE_MPCORE_0 {0x70019320} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_MPCORELP_0 {0x70019324} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_HC_0 {0x70019310} = 0x00080021;
#@ MC_LATENCY_ALLOWANCE_HC_1 {0x70019314} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_AVPC_0 {0x700192e4} = 0x00c10004;
#@ MC_LATENCY_ALLOWANCE_GPU_0 {0x700193ac} = 0x00c10026;
#@ MC_LATENCY_ALLOWANCE_MSENC_0 {0x70019328} = 0x00c1001a;
#@ MC_LATENCY_ALLOWANCE_HDA_0 {0x70019318} = 0x00c10024;
#@ MC_LATENCY_ALLOWANCE_VIC_0 {0x70019394} = 0x00c10029;
#@ MC_LATENCY_ALLOWANCE_VI2_0 {0x70019398} = 0x000000c1;
#@ MC_LATENCY_ALLOWANCE_ISP2_0 {0x70019370} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2_1 {0x70019374} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_ISP2B_0 {0x70019384} = 0x00000036;
#@ MC_LATENCY_ALLOWANCE_ISP2B_1 {0x70019388} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_0 {0x70019354} = 0x00d400ff;
#@ MC_LATENCY_ALLOWANCE_VDE_1 {0x70019358} = 0x00510029;
#@ MC_LATENCY_ALLOWANCE_VDE_2 {0x7001935c} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_VDE_3 {0x70019360} = 0x00c100c1;
#@ MC_LATENCY_ALLOWANCE_SATA_0 {0x70019350} = 0x00c10065;
#@ MC_LATENCY_ALLOWANCE_AFI_0 {0x700192e0} = 0x00c1002a;
|