blob: 4ea659863e98d60d6a3830862314f54cdb45f5bb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <chip.h>
#include <fw_config.h>
#include <baseboard/variants.h>
#include <sar.h>
const char *get_wifi_sar_cbfs_filename(void)
{
return get_wifi_sar_fw_config_filename(FW_CONFIG_FIELD(WIFI_SAR_ID));
}
void variant_update_soc_chip_config(struct soc_intel_meteorlake_config *config)
{
/* SOC Aux orientation override:
* This is a bitfield that corresponds to up to 4 TCSS ports.
* Bits (0,1) allocated for TCSS Port1 configuration and Bits (2,3)for TCSS Port2.
* TcssAuxOri = 0101b
* Bit0,Bit2 set to "1" indicates no retimer on USBC Ports
* Bit1,Bit3 set to "0" indicates Aux lines are not swapped on the
* motherboard to USBC connector
*/
if (fw_config_probe(FW_CONFIG(MB_CONFIG, MB_TYPEC))) {
config->typec_aux_bias_pads[1].pad_auxp_dc = GPP_C16;
config->typec_aux_bias_pads[1].pad_auxn_dc = GPP_C17;
config->tcss_aux_ori = 0x04;
}
}
|
