1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
|
/*
* This file is part of the coreboot project.
*
* Copyright 2015 MediaTek Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <arch/cache.h>
#include <arch/io.h>
#include <boardid.h>
#include <boot/coreboot_tables.h>
#include <bootmode.h>
#include <console/console.h>
#include <delay.h>
#include <device/device.h>
#include <drivers/parade/ps8640/ps8640.h>
#include <edid.h>
#include <elog.h>
#include <gpio.h>
#include <soc/da9212.h>
#include <soc/ddp.h>
#include <soc/dsi.h>
#include <soc/i2c.h>
#include <soc/mt6311.h>
#include <soc/mt6391.h>
#include <soc/mtcmos.h>
#include <soc/pinmux.h>
#include <soc/pll.h>
#include <soc/usb.h>
#include <vendorcode/google/chromeos/chromeos.h>
enum {
CODEC_I2C_BUS = 0,
EXT_BUCK_I2C_BUS = 1,
};
static void configure_ext_buck(void)
{
mtk_i2c_bus_init(EXT_BUCK_I2C_BUS);
switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
case 3:
case 4:
/* rev-3 and rev-4 use mt6311 as external buck */
gpio_output(PAD_EINT15, 1);
udelay(500);
mt6311_probe(EXT_BUCK_I2C_BUS);
break;
case 2:
default:
/* rev-2 and rev-5 use da9212 as external buck */
mt6391_gpio_output(MT6391_KP_ROW3, 1); /* DA9212_IC_EN */
mt6391_gpio_output(MT6391_KP_ROW4, 1); /* DA9212_EN_A */
udelay(500); /* add 500us delay for powering on da9212 */
da9212_probe(EXT_BUCK_I2C_BUS);
break;
}
}
static void configure_audio(void)
{
mtcmos_audio_power_on();
/* vgp1 set to 1.8V */
mt6391_configure_ldo(LDO_VCAMD, LDO_1P8);
/* delay 1ms for realtek's power sequence request */
mdelay(1);
/* vcama set to 1.8V */
mt6391_configure_ldo(LDO_VCAMA, LDO_1P8);
/* reset ALC5676 */
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 5)
gpio_output(PAD_LCM_RST, 1);
/* SoC I2S */
gpio_set_mode(PAD_I2S0_LRCK, PAD_I2S0_LRCK_FUNC_I2S1_WS);
gpio_set_mode(PAD_I2S0_BCK, PAD_I2S0_BCK_FUNC_I2S1_BCK);
gpio_set_mode(PAD_I2S0_MCK, PAD_I2S0_MCK_FUNC_I2S1_MCK);
gpio_set_mode(PAD_I2S0_DATA0, PAD_I2S0_DATA0_FUNC_I2S1_DO_1);
gpio_set_mode(PAD_I2S0_DATA1, PAD_I2S0_DATA1_FUNC_I2S2_DI_2);
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT >= 5)
gpio_set_mode(PAD_UCTS0, PAD_UCTS0_FUNC_I2S2_DI_1);
/* codec ext MCLK ON */
mt6391_gpio_output(MT6391_KP_COL4, 1);
mt6391_gpio_output(MT6391_KP_COL5, 1);
/* Init i2c bus Timing register for audio codecs */
mtk_i2c_bus_init(CODEC_I2C_BUS);
/* set I2S clock to 48KHz */
mt_pll_set_aud_div(48 * KHz);
}
static void configure_usb(void)
{
setup_usb_host();
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 3) {
/* Enable current limit */
gpio_output(PAD_CM2MCLK, 1);
/* Configure USB OC pins*/
gpio_input_pullup(PAD_MSDC3_DSL);
gpio_input_pullup(PAD_CMPCLK);
gpio_input_pullup(PAD_PCM_SYNC);
}
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4) {
/* USB 2.0 type A port over current interrupt pin(low active) */
gpio_input_pullup(PAD_UCTS2);
/* USB 2.0 type A port BC1.2 STATUS(low active) */
gpio_input_pullup(PAD_AUD_DAT_MISO);
}
}
static void configure_usb_hub(void)
{
/* set usb hub reset pin (low active) to high */
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4)
gpio_output(PAD_UTXD3, 1);
}
/* Setup backlight control pins as output pin and power-off by default */
static void configure_backlight(void)
{
/* Configure PANEL_LCD_POWER_EN */
switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
case 1:
case 2:
break;
case 3:
gpio_output(PAD_UCTS2, 0);
break;
case 4:
gpio_output(PAD_SRCLKENAI, 0);
break;
default:
gpio_output(PAD_UTXD2, 0);
break;
}
gpio_output(PAD_DISP_PWM0, 0); /* DISP_PWM0 */
gpio_output(PAD_PCM_TX, 0); /* PANEL_POWER_EN */
}
static void configure_display(void)
{
mtcmos_display_power_on();
switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
case 0:
/* board from Rev0, Rev1 */
/* vgp2 set to 1.8V for it6151 */
mt6391_configure_ldo(LDO_VGP2, LDO_1P8);
gpio_output(PAD_PCM_RX, 0); /* IT6151_SYSRSTN */
gpio_output(PAD_CMMCLK, 1); /* PANEL_3V3_ENABLE */
gpio_output(PAD_PCM_SYNC, 1); /* IT6151_1V2_ENABLE */
gpio_output(PAD_PCM_RX, 1); /* IT6151_SYSRSTN */
break;
case 1:
/* board from Rev0, Rev1 */
/* vgp2 set to 1.8V for it6151 */
mt6391_configure_ldo(LDO_VGP2, LDO_1P8);
gpio_output(PAD_URTS0, 0); /* IT6151_SYSRSTN */
gpio_output(PAD_URTS2, 1); /* IT6151_1V2_ENABLE */
gpio_output(PAD_CMMCLK, 1); /* PANEL_3V3_ENABLE */
gpio_output(PAD_URTS0, 1); /* IT6151_SYSRSTN */
break;
default:
/* board from Rev2 */
gpio_output(PAD_CMMCLK, 1); /* PANEL_3V3_ENABLE */
/* vgp2 set to 3.3V for ps8640 */
mt6391_configure_ldo(LDO_VGP2, LDO_3P3);
gpio_output(PAD_URTS0, 0); /* PS8640_SYSRSTN */
/* PS8640_1V2_ENABLE */
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT == 4)
gpio_output(PAD_SRCLKENAI2, 1);
else
gpio_output(PAD_URTS2, 1);
/* delay 2ms for vgp2 and PS8640_1V2_ENABLE stable */
mdelay(2);
/* PS8640_PDN */
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4)
gpio_output(PAD_LCM_RST, 1);
else
gpio_output(PAD_UCTS0, 1);
gpio_output(PAD_PCM_CLK, 1); /* PS8640_MODE_CONF */
gpio_output(PAD_URTS0, 1); /* PS8640_SYSRSTN */
/* for level shift(1.8V to 3.3V) on */
udelay(100);
}
}
static void display_startup(void)
{
struct edid edid;
u8 i2c_bus;
int ret;
switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
case 0:
case 1:
i2c_bus = 3;
break;
default:
i2c_bus = 4;
break;
}
mtk_i2c_bus_init(i2c_bus);
ps8640_init(i2c_bus, 0x18);
if (ps8640_get_edid(i2c_bus, 0x18, &edid)) {
printk(BIOS_ERR, "Can't get panel's edid\n");
return;
}
edid.x_resolution = edid.mode.ha;
edid.y_resolution = edid.mode.va;
edid.bytes_per_line = edid.mode.ha * edid.framebuffer_bits_per_pixel /
8;
mtk_ddp_init();
ret = mtk_dsi_init(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE,
MIPI_DSI_FMT_RGB888, 4, &edid);
if (ret < 0) {
printk(BIOS_ERR, "dsi init fail\n");
return;
}
mtk_ddp_mode_set(&edid);
set_vbe_mode_info_valid(&edid, (uintptr_t)0);
}
static void mainboard_init(device_t dev)
{
/* TP_SHIFT_EN: Enables the level shifter for I2C bus 4 (TPAD), which
* also contains the PS8640 eDP brige and the USB hub.
*/
if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 5)
mt6391_gpio_output(MT6391_KP_ROW2, 1);
/* Config SD card detection pin */
gpio_input(PAD_EINT1); /* SD_DET */
configure_audio();
if (display_init_required()) {
configure_backlight();
configure_display();
display_startup();
} else {
printk(BIOS_INFO, "Skipping display init.\n");
}
configure_usb();
configure_usb_hub();
configure_ext_buck();
elog_init();
elog_add_watchdog_reset();
elog_add_boot_reason();
}
static void mainboard_enable(device_t dev)
{
dev->ops->init = &mainboard_init;
}
struct chip_operations mainboard_ops = {
.name = "oak",
.enable_dev = mainboard_enable,
};
|
