blob: acdffe584a7573f6684b4f5290daca98c1ecb2c1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <baseboard/variants.h>
#include <bootblock_common.h>
#include <soc/gpio.h>
#include <soc/southbridge.h>
#include <variant/ec.h>
#include <variant/gpio.h>
void bootblock_mainboard_early_init(void)
{
size_t num_gpios;
const struct soc_amd_stoneyridge_gpio *gpios;
gpios = variant_early_gpio_table(&num_gpios);
sb_program_gpios(gpios, num_gpios);
}
void bootblock_mainboard_init(void)
{
/* Enable the EC as soon as we have visibility */
mainboard_ec_init();
/* Setup TPM decode before verstage */
sb_tpm_decode_spi();
/* Configure cr50 interrupt pin for use in polling tpm status */
if (IS_ENABLED(CONFIG_MAINBOARD_HAS_TPM_CR50)) {
const uint32_t flags = GPIO_EDGEL_TRIG | GPIO_ACTIVE_LOW |
GPIO_INT_STATUS_EN;
gpio_set_interrupt(H1_PCH_INT, flags);
}
}
|
