blob: 0717e810cee41ff5f5fa3988b6d6b5ed47bcbf6c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* This file is part of the coreboot project.
*
* Copyright 2019 Google LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <baseboard/variants.h>
#include <chip.h>
#include <soc/pci_devs.h>
#include <ec/google/chromeec/ec.h>
void variant_devtree_update(void)
{
uint32_t sku_id;
struct device *emmc_host;
struct device *ssd_host;
config_t *cfg = config_of_path(SA_DEVFN_ROOT);
emmc_host = pcidev_path_on_root(PCH_DEVFN_EMMC);
ssd_host = pcidev_path_on_root(PCH_DEVFN_SATA);
/* SKU ID 2 doesn't have a eMMC device, hence disable it. */
sku_id = get_board_sku();
if (sku_id == 2) {
if (emmc_host == NULL)
return;
emmc_host->enabled = 0;
cfg->ScsEmmcHs400Enabled = 0;
}
/* SKU ID 1 doesn't have a SSD device, hence disable it. */
if (sku_id == 1) {
if (ssd_host == NULL)
return;
ssd_host->enabled = 0;
cfg->SataSalpSupport = 0;
cfg->SataMode = 0;
cfg->SataPortsEnable[1] = 0;
cfg->SataPortsDevSlp[1] = 0;
cfg->satapwroptimize = 0;
}
}
|