1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <baseboard/gpio.h>
#include <baseboard/variants.h>
#include <boardid.h>
#include <gpio.h>
/* This table is used by nipperkin variant with board version < 2. */
static const struct soc_amd_gpio bid1_override_gpio_table[] = {
/* Unused TP1056 */
PAD_NC(GPIO_4),
/* Unused TP1063 */
PAD_NC(GPIO_17),
PAD_NC(GPIO_18),
/* LCD_PRIVACY_PCH */
PAD_GPO(GPIO_5, HIGH),
/* GSC_SOC_INT_L */
PAD_INT(GPIO_3, PULL_NONE, EDGE_LOW, STATUS_DELIVERY),
/* Unused */
PAD_NC(GPIO_85),
/* EN_PWR_FP */
PAD_GPO(GPIO_32, LOW),
/* EN_SPKR */
PAD_GPO(GPIO_31, HIGH),
/* Unused TP27 */
PAD_NC(GPIO_70),
};
/* This table is used by nipperkin variant with board version >= 2. */
static const struct soc_amd_gpio bid2_override_gpio_table[] = {
/* Unused TP1056 */
PAD_NC(GPIO_4),
/* Unused TP1063 */
PAD_NC(GPIO_17),
/* LCD_PRIVACY_PCH */
PAD_GPO(GPIO_18, HIGH),
/* SOC_SC_PWRSV */
PAD_GPO(GPIO_31, HIGH),
/* WWAN_DPR_SAR_ODL */
PAD_GPO(GPIO_42, HIGH),
};
static const struct soc_amd_gpio override_early_gpio_table[] = {
PAD_NC(GPIO_18),
/* BID==1: EN_SPKR to select RAM_ID input, BID >= 1: Unused in later stages */
PAD_GPO(GPIO_31, LOW),
};
static const struct soc_amd_gpio override_romstage_gpio_table[] = {
PAD_NC(GPIO_18),
};
/* This table is used by nipperkin variant with board version < 2. */
static const struct soc_amd_gpio bid1_tpm_gpio_table[] = {
/* I2C3_SCL */
PAD_NF(GPIO_19, I2C3_SCL, PULL_NONE),
/* I2C3_SDA */
PAD_NF(GPIO_20, I2C3_SDA, PULL_NONE),
/* GSC_SOC_INT_L */
PAD_INT(GPIO_3, PULL_NONE, EDGE_LOW, STATUS_DELIVERY),
};
/* This table is used by nipperkin variant with board version >= 2. */
static const struct soc_amd_gpio bid2_tpm_gpio_table[] = {
/* I2C3_SCL */
PAD_NF(GPIO_19, I2C3_SCL, PULL_NONE),
/* I2C3_SDA */
PAD_NF(GPIO_20, I2C3_SDA, PULL_NONE),
/* GSC_SOC_INT_L */
PAD_INT(GPIO_85, PULL_NONE, EDGE_LOW, STATUS_DELIVERY),
};
const struct soc_amd_gpio *variant_override_gpio_table(size_t *size)
{
uint32_t board_version = board_id();
if (board_version < 2) {
*size = ARRAY_SIZE(bid1_override_gpio_table);
return bid1_override_gpio_table;
}
*size = ARRAY_SIZE(bid2_override_gpio_table);
return bid2_override_gpio_table;
}
const struct soc_amd_gpio *variant_early_override_gpio_table(size_t *size)
{
*size = ARRAY_SIZE(override_early_gpio_table);
return override_early_gpio_table;
}
const struct soc_amd_gpio *variant_romstage_override_gpio_table(size_t *size)
{
*size = ARRAY_SIZE(override_romstage_gpio_table);
return override_romstage_gpio_table;
}
const struct soc_amd_gpio *variant_tpm_gpio_table(size_t *size)
{
uint32_t board_version = board_id();
if (board_version < 2) {
*size = ARRAY_SIZE(bid1_tpm_gpio_table);
return bid1_tpm_gpio_table;
}
*size = ARRAY_SIZE(bid2_tpm_gpio_table);
return bid2_tpm_gpio_table;
}
|
