blob: 550d83a7df924ea660888053d4e3c2f0defbcdd5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
config BOARD_GOOGLE_BASEBOARD_DRAGONEGG
def_bool n
select BOARD_ROMSIZE_KB_32768
select DRIVERS_I2C_GENERIC
select DRIVERS_I2C_HID
select DRIVERS_SPI_ACPI
select EC_GOOGLE_CHROMEEC
select EC_GOOGLE_CHROMEEC_ESPI
select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
select INTEL_LPSS_UART_FOR_CONSOLE
select MAINBOARD_HAS_CHROMEOS
select SOC_INTEL_ICELAKE
if BOARD_GOOGLE_BASEBOARD_DRAGONEGG
config CHROMEOS
bool
default y
select GBB_FLAG_FORCE_MANUAL_RECOVERY
config DEVICETREE
string
default "variants/baseboard/devicetree.cb"
config DIMM_SPD_SIZE
int
default 512
# Select this option to enable use of cr50 SPI TPM on dragon egg.
config DRAGONEGG_USE_SPI_TPM
bool
default y
select MAINBOARD_HAS_SPI_TPM_CR50
select MAINBOARD_HAS_TPM2
config DRIVER_TPM_SPI_BUS
depends on DRAGONEGG_USE_SPI_TPM
default 0x1
config MAINBOARD_DIR
string
default "google/dragonegg"
config MAINBOARD_PART_NUMBER
string
default "Dragonegg"
config MAINBOARD_FAMILY
string
default "Google_Dragonegg"
config MAX_CPUS
int
default 8
config TPM_TIS_ACPI_INTERRUPT
int
default 48 # GPE0_DW1_16 (GPP_D16)
config VARIANT_DIR
string
default "dragonegg" if BOARD_GOOGLE_DRAGONEGG
config UART_FOR_CONSOLE
int
default 0
config VBOOT
select VBOOT_LID_SWITCH
select EC_GOOGLE_CHROMEEC_SWITCHES
select HAS_RECOVERY_MRC_CACHE
select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
endif # BOARD_GOOGLE_BASEBOARD_DRAGONEGG
|
