blob: ad8e50c4b61e05f9ccfac716975ab002ab7c65b5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
chip soc/intel/broadwell
register "panel_cfg" = "{
.up_delay_ms = 40,
.down_delay_ms = 15,
.cycle_delay_ms = 400,
.backlight_on_delay_ms = 7,
.backlight_off_delay_ms = 210,
.backlight_pwm_hz = 200,
}"
device cpu_cluster 0 on
chip cpu/intel/haswell
register "s0ix_enable" = "0"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
chip soc/intel/broadwell/pch
register "sata_devslp_disable" = "0x1"
register "sio_i2c0_voltage" = "1" # 1.8V
register "sio_i2c1_voltage" = "0" # 3.3V
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x5"
register "sata_port1_gen3_dtle" = "0x5"
# Force enable ASPM for PCIe Port 5
register "pcie_port_force_aspm" = "0x10"
# Enable port coalescing
register "pcie_port_coalesce" = "true"
# Disable PCIe CLKOUT 1,5 and CLKOUT_XDP
register "icc_clock_disable" = "0x01220000"
device pci 13.0 on end # Smart Sound Audio DSP
device pci 1b.0 off end # High Definition Audio
device pci 1c.0 off end # PCIe Port #1
device pci 1c.2 on end # PCIe Port #3 - LAN (becomes RP1)
device pci 1c.3 on end # PCIe Port #4 - WLAN (becomes RP2)
device pci 1f.2 on end # SATA Controller
device pci 1f.3 on end # SMBus
end
end
end
|
