1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
Scope (_GPE)
{
/* The event numbers correspond to the bit numbers in the
* GPE0_EN register PMBASE + 0x2C.
*/
// Hot Plug
Method (_L01, 0)
{
// TODO
}
// Software GPE
Method (_L02, 0)
{
Store (0, GPEC)
}
// USB1
Method (_L03, 0)
{
Notify (\_SB.PCI0.USB1, 2)
}
// USB2
Method (_L04, 0)
{
Notify (\_SB.PCI0.USB2, 2)
}
// AC97
Method (_L05, 0)
{
Notify (\_SB.PCI0.MODM, 2)
Notify (\_SB.PCI0.HDEF, 2)
}
// _L06 TCOSCI
// SMBus (Reserved!)
Method (_L07, 0)
{
// Store (0x20, \_SB.PCI0.SBUS.HSTS)
}
// COM1/COM2 (RI)
Method (_L08, 0)
{
// Don't care
}
// PCIe
Method (_L09, 0)
{
// TODO
}
// _L0A BatLow / Quick Resume
// PME
Method (_L0B, 0)
{
Notify (\_SB.PCI0.PCIB.LANR, 0x02)
}
// USB3
Method (_L0C, 0)
{
Notify(\_SB.PCI0.USB3, 2)
}
// PME B0
Method (_L0D, 0)
{
Notify(\_SB.PCI0.EHC1, 2)
}
// USB4
Method (_L0E, 0)
{
Notify(\_SB.PCI0.USB4, 2)
}
}
|
