summaryrefslogtreecommitdiff
path: root/src/mainboard/foxconn/g41s-k/devicetree.cb
blob: b196e249619063d8651a764a9b2d894b24209018 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
##
## This file is part of the coreboot project.
##
## Copyright (C) 2015 Damien Zammit <damien@zamaudio.com>
## Copyright (C) 2017 Arthur Heymans <arthur@aheymans.xyz>
## Copyright (C) 2017 Samuel Holland <samuel@sholland.org>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

chip northbridge/intel/x4x		# Northbridge
	device cpu_cluster 0 on		# APIC cluster
		chip cpu/intel/socket_LGA775
			device lapic 0 on end
		end
		chip cpu/intel/model_1067x		# CPU
			device lapic 0xACAC off end
		end
	end
	device domain 0 on		# PCI domain
		device pci 0.0 on end			# Host Bridge
		device pci 1.0 on end			# PEG
		device pci 2.0 on end			# Integrated graphics controller
		device pci 2.1 off end			# Integrated graphics controller 2
		device pci 3.0 off end			# ME
		device pci 3.1 off end			# ME
		chip southbridge/intel/i82801gx		# Southbridge
			register "pirqa_routing" = "0x0a"
			register "pirqb_routing" = "0x0b"
			register "pirqc_routing" = "0x0a"
			register "pirqd_routing" = "0x05"
			register "pirqe_routing" = "0x0a"
			register "pirqf_routing" = "0x0b"
			register "pirqg_routing" = "0x0a"
			register "pirqh_routing" = "0x03"

			register "gpe0_en" = "0x00000441"
			register "alt_gp_smi_en" = "0x0000"

			register "ide_enable_primary" = "0x0"
			register "ide_enable_secondary" = "0x0"
			register "sata_ports_implemented" = "0x3"

			device pci 1b.0 on end		# Audio
			device pci 1c.0 on end		# PCIe 1
			device pci 1c.1 on		# PCIe 2 (NIC)
				device pci 00.0 on end		# PCI 10ec:8168
			end
			device pci 1c.2 off end		# PCIe 3
			device pci 1c.3 off end		# PCIe 4
			device pci 1d.0 on end		# USB
			device pci 1d.1 on end		# USB
			device pci 1d.2 on end		# USB
			device pci 1d.3 on end		# USB
			device pci 1d.7 on end		# USB
			device pci 1e.0 on end		# PCI bridge
			device pci 1e.2 off end		# AC'97 Audio
			device pci 1e.3 off end		# AC'97 Modem
			device pci 1f.0 on		# ISA bridge
				chip superio/ite/it8720f	# Super I/O
					register "TMPIN1.mode" = "THERMAL_DIODE"
					register "TMPIN1.offset" = "0"
					register "TMPIN2.mode" = "THERMAL_RESISTOR"
					register "TMPIN3.mode" = "THERMAL_MODE_DISABLED"

					register "ec.vin_mask" = "VIN_ALL"

					register "FAN1.mode" = "FAN_SMART_AUTOMATIC"	# System fan
					register "FAN1.smart.tmpin" = "1"
					register "FAN1.smart.tmp_off" = "25"
					register "FAN1.smart.tmp_start" = "30"
					register "FAN1.smart.tmp_full" = "65"
					register "FAN1.smart.tmp_delta" = "3"
					register "FAN1.smart.smoothing" = "1"
					register "FAN1.smart.pwm_start" = "20"
					register "FAN1.smart.slope" = "10"
					register "FAN2.mode" = "FAN_SMART_AUTOMATIC"	# CPU fan
					register "FAN2.smart.tmpin" = "1"
					register "FAN2.smart.tmp_off" = "25"
					register "FAN2.smart.tmp_start" = "30"
					register "FAN2.smart.tmp_full" = "65"
					register "FAN2.smart.tmp_delta" = "3"
					register "FAN2.smart.smoothing" = "1"
					register "FAN2.smart.pwm_start" = "20"
					register "FAN2.smart.slope" = "10"
					register "FAN3.mode" = "FAN_MODE_OFF"		# Not connected

					device pnp 2e.0 off end	# Floppy
					device pnp 2e.1 on	# COM1
						io 0x60 = 0x3f8
						irq 0x70 = 0x04
						irq 0xf0 = 0x00
						irq 0xf1 = 0x50
					end
					device pnp 2e.2 on	# COM2 (IR)
						io 0x60 = 0x2f8
						irq 0x70 = 0x03
						irq 0xf0 = 0x10	# IrDA SIR mode
						irq 0xf1 = 0x50
					end
					device pnp 2e.3 off end	# Parallel port
					device pnp 2e.4 on	# Environment controller
						io 0x60 = 0xa10
						io 0x62 = 0xa00
						irq 0x70 = 0x00
						irq 0xf0 = 0x80
						irq 0xf1 = 0x00
						irq 0xf2 = 0x0a
						irq 0xf3 = 0x00
						irq 0xf4 = 0x80
						irq 0xf5 = 0x00
						irq 0xf6 = 0x00
					end
					device pnp 2e.5 on	# Keyboard
						io 0x60 = 0x060
						io 0x62 = 0x064
						irq 0x70 = 0x01
						irq 0xf0 = 0x00
					end
					device pnp 2e.6 on	# Mouse
						irq 0x70 = 0x0c
						irq 0xf0 = 0x00
					end
					device pnp 2e.7 on	# GPIO
						io 0x60 = 0x000
						io 0x62 = 0xa20
						io 0x64 = 0xa30
						irq 0xf0 = 0x00
						irq 0xf1 = 0x00
						irq 0xf2 = 0x00
						irq 0xf3 = 0x00
						irq 0xf4 = 0x00
						irq 0xf5 = 0x00
						irq 0xf6 = 0x22
						irq 0xf7 = 0x00
						irq 0xf8 = 0x00
						irq 0xf9 = 0x00
						irq 0xfa = 0x00
						irq 0xfb = 0x00
						irq 0xfd = 0x00
						irq 0xfe = 0x00
					end
					device pnp 2e.a on	# CIR
						io 0x60 = 0x3e0
						irq 0x70 = 0x0a
						irq 0xf0 = 0x00
					end
				end
			end
			device pci 1f.1 off end		# PATA/IDE
			device pci 1f.2 on end		# SATA
			device pci 1f.3 on end		# SMbus
		end
	end
end