1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
/*
* Copyright (C) 2003, Greg Watson <gwatson@lanl.gov>
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
/*
* Do very early board initialization:
*
* - Configure External Bus (EBC)
* - Setup Flash
* - Setup NVRTC
* - Setup Board Control and Status Registers (BCSR)
* - Enable UART0 for debugging
*/
#include <ppc_asm.tmpl>
#include <ppc.h>
#include <ppc4xx.h>
#include <arch/io.h>
#include <timer.h>
void
board_init(void)
{
/*
* Configure Inerrupt Controller
*/
mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
mtdcr(uicer, 0x00000000); /* disable all ints */
mtdcr(uiccr, 0x00000000); /* set all to be non-critical */
mtdcr(uicpr, 0xFFFFFF80); /* set int polarities */
mtdcr(uictr, 0x10000000); /* set int trigger levels */
mtdcr(uicvcr, 0x00000001); /* set vect base=0,INT0 highest pri */
mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
/*
* Configure FLASH
*/
mtebc(pb0cr, 0xFC0DC000);
mtebc(pb0ap, 0x02000000);
/*
* Configure NVTRC/BCSR
*/
mtebc(pb4cr, 0xF4058000);
mtebc(pb4ap, 0x04050000);
/*
* Board Control and Status Register (BCSR) setup
*/
/*
* BCSR1 - PCI Control
*/
out_8((unsigned char *)0xF4000001, 0x80);
/*
* BCSR2 - FLASH, NVRAM and POR Control
*/
out_8((unsigned char *)0xF4000002, 0x9C);
/*
* BCSR3 - FENET and UART
*/
out_8((unsigned char *)0xF4000003, 0xf0);
/*
* BCSR4 - PCI Status and Masking
*/
out_8((unsigned char *)0xF4000004, 0x00);
/*
* BCSR5 - XIRQ Select
*/
out_8((unsigned char *)0xF4000005, 0x00);
/*
* BCSR6 - XIRQ Routing
*/
out_8((unsigned char *)0xF4000006, 0x07);
/*
* Cycle LEDs to show something is happening...
*/
out_8((unsigned char *)0xF4000009, 0x07);
udelay(100000);
out_8((unsigned char *)0xF4000009, 0x0B);
udelay(100000);
out_8((unsigned char *)0xF4000009, 0x0D);
udelay(100000);
out_8((unsigned char *)0xF4000009, 0x0E);
}
|
