1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
## SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/sandybridge
device domain 0 on
subsystemid 0x1043 0x84ca inherit
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
register "gen1_dec" = "0x000c0291"
register "usb_port_config" = "{
{1, 8, 0}, /* Port 0: USB3 front internal header, top */
{1, 8, 0}, /* Port 1: USB3 front internal header, bottom */
{1, 2, 1}, /* Port 2: USB3 rear, top */
{1, 2, 1}, /* Port 3: USB3 rear, bottom */
{1, 2, 2}, /* Port 4: USB2 rear PS2, top */
{1, 2, 2}, /* Port 5: USB2 rear PS2, bottom */
{1, 2, 3}, /* Port 6: USB2 rear LAN, top */
{1, 2, 3}, /* Port 7: USB2 rear LAN, bottom */
{1, 9, 4}, /* Port 8: USB2 internal header USB910, top */
{1, 9, 4}, /* Port 9: USB2 internal header USB910, bottom */
{1, 2, 6}, /* Port 10: USB2 internal header USB1112, top */
{1, 2, 5}, /* Port 11: USB2 internal header USB1112, bottom */
{1, 2, 5}, /* Port 12: USB2 internal header USB1314, top */
{1, 2, 6} /* Port 13: USB2 internal header USB1314, bottom */
}"
device ref pcie_rp1 on end # PCIe x4 slot
device ref pcie_rp2 off end
device ref pcie_rp3 off end
device ref pcie_rp4 off end
device ref pcie_rp5 on end # PCIe x1 slot
device ref pcie_rp6 on # RTL8111F GbE NIC
subsystemid 0x1849 0x1e1a
device pci 00.0 on end # make onboard
end
device ref pcie_rp7 on end # PCI slot via ASM1083
device ref pcie_rp8 off end
device ref lpc on
chip superio/nuvoton/nct6779d
device pnp 2e.1 off end # Parallel
device pnp 2e.2 on # UART A
io 0x60 = 0x3f8 # COM1 address
irq 0x70 = 4
# Below are global config settings to replicate OEM
drq 0x26 = 0x10 # Before accessing CR10/11/13/14, CR26:4 must be set to 1
drq 0x13 = 0xff # IRQs 0-15 active low
drq 0x14 = 0xff
drq 0x1a = 0x02
drq 0x1b = 0x60
drq 0x2c = 0x00 # GP27, 3VSBSW#, No TSI
end
device pnp 2e.3 off end # UART B, IR
device pnp 2e.5 on # PS2 KBC
io 0x60 = 0x0060 # KBC1 base
io 0x62 = 0x0064 # KBC2 base
irq 0x70 = 1 # Keyboard IRQ
irq 0x72 = 12 # Mouse IRQ
drq 0xf0 = 0x82 # KBC 12Mhz/A20 speed/sw KBRST
drq 0x2a = 0x48 # UART A, PS/2 mouse, PS/2 keyboard
drq 0x22 = 0xd7 # Power down UART B and LPT
end
device pnp 2e.6 off end # CIR
device pnp 2e.8 off end # WDT1
device pnp 2e.108 on # GPIO 0
drq 0xe1 = 0x80 # GP07 high turns DRAM_LED off
end
device pnp 2e.a on # ACPI
drq 0xe4 = 0x10 # Enable 3VSBSW#, needed for S3 suspend
drq 0xe7 = 0x11 # HWM reset by LRESET#, 0.5s S3 delay for compatibility
drq 0xf2 = 0x5d # Enable RSTOUT[0-2]# and PME
end
device pnp 2e.b on # HWM, front panel LED
io 0x60 = 0x290 # HWM address
io 0x62 = 0 # SB-TSI address (not used)
drq 0xe4 = 0xf9 # GP50, GP52, PWROK#
drq 0xf0 = 0x3e # Enable all fan input debouncers
irq 0x70 = 0
end
device pnp 2e.e off end # CIR wake-up
device pnp 2e.f on # GPIO PP/OD select
drq 0xe4 = 0xfc # GP50,GP51 PP
drq 0xe6 = 0x7f # GP7x OD
end
device pnp 2e.9 off end # GPIO 8
device pnp 2e.308 on end # GPIO by I/O
device pnp 2e.109 on end # GPIO 1
device pnp 2e.209 on # GPIO 2
drq 0xe0 = 0xbf # GP26 output
drq 0xe1 = 0xc0 # GP26 high
end
device pnp 2e.309 off end # GPIO 3
device pnp 2e.409 off end # GPIO 4
device pnp 2e.509 on # GPIO 5
drq 0xf4 = 0xfc # GP50,GP51 output
drq 0xf5 = 0xc4 # GP50,GP51 low
end
device pnp 2e.609 off end # GPIO 6
device pnp 2e.709 off end # GPIO 7
device pnp 2e.14 on end # Port 80 UART
device pnp 2e.16 off end # Deep sleep
end
chip drivers/pc80/tpm
device pnp 4e.0 on end # TPM
end
end
end
end
end
|
