blob: ddd5cc84d68f4d0720c8ceecb5d68a49008ac504 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
====================================================================================================
SPD mux
====================================================================================================
SP5100
GPIO 60 GPIO 59
Disabled 0 0
Normal operation 0 1
CPU 0 SPD 1 0
CPU 1 SPD 1 1
====================================================================================================
W83795
====================================================================================================
Sensor mappings:
CPU_FAN1: FAN1
CPU_FAN2: FAN2
FRNT_FAN1: FAN3
FRNT_FAN2: FAN4
FRNT_FAN3: FAN5
FRNT_FAN4: FAN6
FRNT_FAN5: FAN7
REAR_FAN1: FAN8
====================================================================================================
Other hardware
====================================================================================================
RECOVERY1 middle pin is connected to southbridge (AMD SP5100) GPIO 61
Normal is HIGH, recovery is LOW.
+12VSB is generated using a charge pump attached to pin 7 of PU24 (APW7145).
The +12VSB standby voltage to each bank of DIMMs is switched by a bank of small FETs located close to each RAM power regulator control chip.
The +12V primary voltage (lower left pin of the FET placed on the upper left of the control chip of the second node) is also connected to the 232GE located near the PCI slot.
The control line running to the gates of the +12VSB control FETs is connected to the +5VSB power for the USB ports.
That line in turn is connected to +5VSB via the lone P06P03G PMOS transistor on the reverse side of the board, near the center on the lower half.
The gate of that transistor is connected via a resistor to the source of the P06P03G PMOS transistor located adjacent to the unpopulated SMA clock header.
The gate of that transistor is connected directly to the drain of the small FET directly below it.
After that, there's a cascade of small FETs and resistors in that region, eventually leading to SuperIO pin 81.
SuperIO pin 81 (VSBGATE#) enables the standby voltage rails when set LOW.
VSBGATE# is reset on every assertion of PWRGOOD.
Setting SuperIO LDN 9 CRF4 bits 1 or 0 (or both) to 0 disables NICB.
|
