1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
chip soc/amd/genoa_poc
# USB configuration
register "usb.xhci0_enable" = "1"
register "usb.xhci1_enable" = "1"
# OC pins
register "usb.usb2_oc_pins[0].port0" = "0x0"
register "usb.usb2_oc_pins[0].port1" = "0x1"
register "usb.usb2_oc_pins[0].port2" = "0x0"
register "usb.usb2_oc_pins[0].port3" = "0x1"
register "usb.usb2_oc_pins[1].port0" = "0x0"
register "usb.usb2_oc_pins[1].port1" = "0x1"
register "usb.usb3_oc_pins[0].port0" = "0x0"
register "usb.usb3_oc_pins[0].port1" = "0x1"
register "usb.usb3_oc_pins[0].port2" = "0x0"
register "usb.usb3_oc_pins[0].port3" = "0x1"
register "usb.usb3_oc_pins[1].port0" = "0x0"
register "usb.usb3_oc_pins[1].port1" = "0x1"
register "usb.polarity_cfg_low" = "true"
register "usb.usb3_force_gen1.port0" = "3"
register "usb.usb3_force_gen1.port1" = "3"
register "usb.usb3_force_gen1.port2" = "3"
register "usb.usb3_force_gen1.port3" = "3"
# eSPI configuration
register "common_config.espi_config" = "{
.std_io_decode_bitmap = ESPI_DECODE_IO_0x80_EN,
.io_mode = ESPI_IO_MODE_SINGLE,
.op_freq_mhz = ESPI_OP_FREQ_33_MHZ,
.crc_check_enable = 1,
.alert_pin = ESPI_ALERT_PIN_PUSH_PULL,
.periph_ch_en = 0,
.vw_ch_en = 0,
.oob_ch_en = 0,
.flash_ch_en = 0,
}"
# PHY settings
register "usb.usb31_phy_enable" = "1"
register "usb.usb31_phy" = "{
{0x01, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
{0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
{0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
{0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
{0x05, 0x01, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
{0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
{0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
{0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
}"
device domain 0 on
device ref iommu_0 on end
device ref rcec_0 on end
device ref gpp_bridge_0_0_a on
chip vendorcode/amd/opensil/genoa_poc/mpio # P2
register "type" = "PCIE"
register "start_lane" = "48"
register "end_lane" = "63"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end # dummy for configuring mpio
end
end
device ref gpp_bridge_0_0_b on
chip vendorcode/amd/opensil/genoa_poc/mpio # G2
register "type" = "PCIE"
register "start_lane" = "112"
register "end_lane" = "127"
register "gpio_group" = "1"
register "aspm" = "L1"
register "hotplug" = "ServerExpress"
device generic 0 on end
end
end
device ref gpp_bridge_0_0_c on
chip vendorcode/amd/opensil/genoa_poc/mpio
register "type" = "PCIE"
register "start_lane" = "128"
register "end_lane" = "131"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_0_a on
device ref xhci_0 on end
device ref mp0_0 on end
end
device ref gpp_bridge_0_b on
device ref sata_0_0 on end
device ref sata_0_1 on end
end
end
device domain 1 on
device ref iommu_1 on end
device ref rcec_1 on end
device ref gpp_bridge_1_0_a on
chip vendorcode/amd/opensil/genoa_poc/mpio # P3
register "type" = "PCIE"
register "start_lane" = "16"
register "end_lane" = "31"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_1_0_b on
chip vendorcode/amd/opensil/genoa_poc/mpio # G3
register "type" = "PCIE"
register "start_lane" = "80"
register "end_lane" = "95"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
end
device domain 2 on
device ref iommu_2 on end
device ref rcec_2 on end
device ref gpp_bridge_2_0_a on
chip vendorcode/amd/opensil/genoa_poc/mpio # P1
register "type" = "PCIE"
register "start_lane" = "32"
register "end_lane" = "47"
register "gpio_group" = "1"
register "aspm" = "L1"
register "hotplug" = "ServerExpress"
device generic 0 on end
end
end
device ref gpp_bridge_2_0_b on
chip vendorcode/amd/opensil/genoa_poc/mpio # G1
register "type" = "PCIE"
register "start_lane" = "64"
register "end_lane" = "79"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
end
device domain 3 on
device ref iommu_3 on end
device ref rcec_3 on end
device ref gpp_bridge_3_0_a on
chip vendorcode/amd/opensil/genoa_poc/mpio # P0
register "type" = "PCIE"
register "start_lane" = "0"
register "end_lane" = "15"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_3_0_b on
chip vendorcode/amd/opensil/genoa_poc/mpio # G0
register "type" = "PCIE"
register "start_lane" = "96"
register "end_lane" = "111"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_3_0_c on # WAFL
chip vendorcode/amd/opensil/genoa_poc/mpio
register "type" = "PCIE"
register "start_lane" = "132"
register "end_lane" = "133"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_3_1_c on # BMC
chip vendorcode/amd/opensil/genoa_poc/mpio
register "type" = "PCIE"
register "start_lane" = "134"
register "end_lane" = "134"
register "gpio_group" = "1"
register "aspm" = "L1"
register "bmc" = "1"
device generic 0 on end
end
end
device ref gpp_bridge_3_2_c on # BMC
chip vendorcode/amd/opensil/genoa_poc/mpio
register "type" = "PCIE"
register "start_lane" = "135"
register "end_lane" = "135"
register "gpio_group" = "1"
register "aspm" = "L1"
device generic 0 on end
end
end
device ref gpp_bridge_3_a on
device ref xhci_3 on end
device ref mp0_3 on end
end
device ref gpp_bridge_3_b on
device ref sata_3_0 on end
device ref sata_3_1 on end
end
end
device ref uart_0 on end
device ref uart_1 on end
end
|
