1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2015-2016 Advanced Micro Devices, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <amdblocks/agesawrapper.h>
#include <amdblocks/BiosCallOuts.h>
#include <soc/southbridge.h>
#include <stdlib.h>
#include <soc/gpio.h>
/*
* As a rule of thumb, GPIO pins used by coreboot should be initialized at
* bootblock while GPIO pins used only by the OS should be initialized at
* ramstage.
*/
const struct soc_amd_stoneyridge_gpio gpio_set_stage_reset[] = {
/* NFC PU */
{GPIO_64, Function0, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
/* PCIe presence detect */
{GPIO_69, Function0, FCH_GPIO_PULL_UP_ENABLE | INPUT },
/* MUX for Power Express Eval */
{GPIO_116, Function1, FCH_GPIO_PULL_DOWN_ENABLE | INPUT },
/* SD power */
{GPIO_119, Function2, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
};
const struct soc_amd_stoneyridge_gpio gpio_set_stage_ram[] = {
/* BT radio disable */
{GPIO_14, Function1, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
/* NFC wake */
{GPIO_65, Function0, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
/* Webcam */
{GPIO_66, Function0, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
/* GPS sleep */
{GPIO_70, Function0, FCH_GPIO_PULL_UP_ENABLE | OUTPUT_H },
};
const struct soc_amd_stoneyridge_gpio *board_get_gpio(size_t *size)
{
if (GPIO_TABLE_BOOTBLOCK) {
*size = ARRAY_SIZE(gpio_set_stage_reset);
return gpio_set_stage_reset;
}
*size = ARRAY_SIZE(gpio_set_stage_ram);
return gpio_set_stage_ram;
}
|
