blob: f3f629abff91f0dc0337a1ae417da89f7e8524f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/*
* This file is part of the coreboot project.
*
* Copyright 2018 Google LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __USB_ACPI_CHIP_H__
#define __USB_ACPI_CHIP_H__
#include <arch/acpi.h>
#include <arch/acpi_pld.h>
struct drivers_usb_acpi_config {
const char *desc;
/*
* Physical ports that are user visible
*
* UPC_TYPE_A
* UPC_TYPE_MINI_AB
* UPC_TYPE_EXPRESSCARD
* UPC_TYPE_USB3_A
* UPC_TYPE_USB3_B
* UPC_TYPE_USB3_MICRO_B
* UPC_TYPE_USB3_MICRO_AB
* UPC_TYPE_USB3_POWER_B
* UPC_TYPE_C_USB2_ONLY
* UPC_TYPE_C_USB2_SS_SWITCH
* UPC_TYPE_C_USB2_SS
*
* Non-visible ports or special devices
*
* UPC_TYPE_PROPRIETARY
* UPC_TYPE_INTERNAL
* UPC_TYPE_UNUSED
* UPC_TYPE_HUB
*/
enum acpi_upc_type type;
/* Define a custom physical location for the port */
bool use_custom_pld;
struct acpi_pld custom_pld;
};
#endif /* __USB_ACPI_CHIP_H__ */
|
