summaryrefslogtreecommitdiff
path: root/src/drivers/sil/3114/sil_sata.c
blob: 50147c2d520c94f2cc09b486cd88dc6902744a0b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>

static void si_sata_init(struct device *dev)
{
	uint32_t dword;
	/* enable change device id and class id */
	dword = pci_read_config32(dev,0x40);
	dword |= (1<<0);
	pci_write_config32(dev, 0x40, dword);
	/* Set IDE Class, Native mode, two drives per channel */
	dword = 0x01018f00;
	pci_write_config32(dev, 0x08, dword);
	/* disable change device id and class id*/
	dword = pci_read_config32(dev,0x40);
	dword &= ~(1<<0);
	pci_write_config32(dev, 0x40, dword);
	printk(BIOS_INFO, "SIL3114 set to IDE compatible mode\n");
}

static struct device_operations si_sata_ops  = {
	.read_resources   = pci_dev_read_resources,
	.set_resources    = pci_dev_set_resources,
	.enable_resources = pci_dev_enable_resources,
	.init             = si_sata_init,
};

static const struct pci_driver si_sata_driver __pci_driver = {
	.ops    = &si_sata_ops,
	.vendor = 0x1095,
	.device = 0x3114,
};

static const struct pci_driver si_sata_driver_2 __pci_driver = {
	.ops    = &si_sata_ops,
	.vendor = 0x1095,
	.device = 0x0680,
};