1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* Driver for BayHub Technology BH720 PCI to eMMC 5.0 HS200 bridge */
#include <console/console.h>
#include <device/device.h>
#include <device/mmio.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <device/pci_ids.h>
#include <acpi/acpigen.h>
#include <acpi/acpigen_pci.h>
#include "chip.h"
#include "bh720.h"
#define BH720_ACPI_NAME "BHUB"
static u32 bh720_read_pcr(u32 sdbar, u32 addr)
{
write32p(sdbar + BH720_MEM_RW_ADR, BH720_MEM_RW_READ | addr);
return read32p(sdbar + BH720_MEM_RW_DATA);
}
static void bh720_write_pcr(u32 sdbar, u32 addr, u32 data)
{
write32p(sdbar + BH720_MEM_RW_DATA, data);
write32p(sdbar + BH720_MEM_RW_ADR, BH720_MEM_RW_WRITE | addr);
}
static void bh720_rmw_pcr(u32 sdbar, u32 addr, u32 clear, u32 set)
{
u32 data = bh720_read_pcr(sdbar, addr);
data &= ~clear;
data |= set;
bh720_write_pcr(sdbar, addr, data);
}
static void bh720_program_hs200_mode(struct device *dev)
{
u32 sdbar = pci_read_config32(dev, PCI_BASE_ADDRESS_1);
/* Enable Memory Access Function */
write32p(sdbar + BH720_MEM_ACCESS_EN, 0x40000000);
bh720_write_pcr(sdbar, 0xd0, 0x80000000);
/* Set EMMC VCCQ 1.8V PCR 0x308[4] */
bh720_rmw_pcr(sdbar, BH720_PCR_EMMC_SETTING, 0, BH720_PCR_EMMC_SETTING_1_8V);
/* Set Base clock to 200MHz(PCR 0x304[31:16] = 0x2510) */
bh720_rmw_pcr(sdbar, BH720_PCR_DrvStrength_PLL, 0xffff << 16, 0x2510 << 16);
/* Use PLL Base clock PCR 0x3E4[22] = 1 */
bh720_rmw_pcr(sdbar, BH720_PCR_CSR, 0, BH720_PCR_CSR_EMMC_MODE_SEL);
/* Disable Memory Access */
bh720_write_pcr(sdbar, 0xd0, 0x80000001);
write32p(sdbar + BH720_MEM_ACCESS_EN, 0x80000000);
}
static void bh720_init(struct device *dev)
{
struct drivers_generic_bayhub_config *config = dev->chip_info;
pci_dev_init(dev);
if (config && config->power_saving) {
/*
* This procedure for enabling power-saving mode is from the
* BayHub BIOS Implementation Guideline document.
*/
pci_write_config32(dev, BH720_PROTECT,
BH720_PROTECT_OFF | BH720_PROTECT_LOCK_OFF);
pci_or_config32(dev, BH720_RTD3_L1, BH720_RTD3_L1_DISABLE_L1);
pci_or_config32(dev, BH720_LINK_CTRL,
BH720_LINK_CTRL_L0_ENABLE |
BH720_LINK_CTRL_L1_ENABLE);
pci_or_config32(dev, BH720_LINK_CTRL, BH720_LINK_CTRL_CLKREQ);
pci_update_config32(dev, BH720_MISC2, ~BH720_MISC2_ASPM_DISABLE,
BH720_MISC2_APSM_CLKREQ_L1 |
BH720_MISC2_APSM_PHY_L1);
pci_write_config32(dev, BH720_PROTECT,
BH720_PROTECT_ON | BH720_PROTECT_LOCK_ON);
printk(BIOS_INFO, "BayHub BH720: Power-saving enabled (link_ctrl=%#x)\n",
pci_read_config32(dev, BH720_LINK_CTRL));
}
if (config && !config->disable_hs200_mode)
bh720_program_hs200_mode(dev);
if (config && config->vih_tuning_value) {
/* Tune VIH */
u32 bh720_pcr_data;
pci_write_config32(dev, BH720_PROTECT,
BH720_PROTECT_OFF | BH720_PROTECT_LOCK_OFF);
bh720_pcr_data = pci_read_config32(dev, BH720_PCR_DrvStrength_PLL);
bh720_pcr_data &= 0xFFFFFF00;
bh720_pcr_data |= config->vih_tuning_value;
pci_write_config32(dev, BH720_PCR_DrvStrength_PLL, bh720_pcr_data);
pci_write_config32(dev, BH720_PROTECT,
BH720_PROTECT_ON | BH720_PROTECT_LOCK_ON);
}
}
static void bh720_fill_ssdt(const struct device *dev)
{
if (dev->path.type != DEVICE_PATH_PCI) {
return;
}
const char *scope = acpi_device_scope(dev);
const char *name = acpi_device_name(dev);
if (!scope || !name)
return;
/* Device */
acpigen_write_scope(scope);
acpigen_write_device(name);
acpigen_write_ADR_pci_device(dev);
acpigen_write_STA(acpi_device_status(dev));
/* Card */
acpigen_write_device("CARD");
acpigen_write_ADR(0x08); //eMMC is always on address 0x8
/*
* Method (_RMV, 0, NotSerialized) { Return (0) }
*/
acpigen_write_method("_RMV", 0); /* Method */
acpigen_emit_byte(RETURN_OP);
acpigen_write_byte(0);
acpigen_pop_len(); /* Method */
acpigen_pop_len(); /* Card */
acpigen_pop_len(); /* Device */
acpigen_pop_len(); /* Scope */
}
static const char *bh720_acpi_name(const struct device *dev)
{
return BH720_ACPI_NAME;
}
static struct device_operations bh720_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.ops_pci = &pci_dev_ops_pci,
.init = bh720_init,
.acpi_name = bh720_acpi_name,
.acpi_fill_ssdt = bh720_fill_ssdt
};
static const unsigned short pci_device_ids[] = {
PCI_DID_O2_BH720,
0
};
static const struct pci_driver bayhub_bh720 __pci_driver = {
.ops = &bh720_ops,
.vendor = PCI_VID_O2,
.devices = pci_device_ids,
};
struct chip_operations drivers_generic_bayhub_ops = {
.name = "BayHub Technology BH720 PCI to eMMC 5.0 HS200 bridge",
};
|
