1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2015 Timothy Pearson <tpearson@raptorengineeringinc.com>, Raptor Engineering
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _ASPEED_COREBOOT_
#define _ASPEED_COREBOOT_
#include <delay.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <arch/io.h>
#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <device/pci_ops.h>
/* coreboot <--> kernel code interface */
#define __iomem
typedef u64 phys_addr_t;
#define pci_dev device
#define SZ_16M 0x01000000
#define min_t(type, x, y) ({ \
type __min1 = (x); \
type __min2 = (y); \
__min1 < __min2 ? __min1 : __min2; })
#define dev_info(dev, format, arg...) printk(BIOS_INFO, "%s: " format, __func__, ##arg)
#define dev_dbg(dev, format, arg...) printk(BIOS_DEBUG, "%s: " format, __func__, ##arg)
#define dev_err(dev, format, arg...) printk(BIOS_ERR, "%s: " format, __func__, ##arg)
#define pr_info(format, arg...) printk(BIOS_INFO, "%s: " format, __func__, ##arg)
#define pr_debug(format, arg...) printk(BIOS_INFO, "%s: " format, __func__, ##arg)
#define pr_err(format, arg...) printk(BIOS_ERR, "%s: " format, __func__, ##arg)
#define DRM_INFO pr_info
#define GFP_KERNEL 0
#define GFP_ATOMIC 1
#define kfree(address) free(address)
#define EIO 5
#define ENOMEM 12
struct firmware {
size_t size;
const u8 *data;
struct page **pages;
/* firmware loader private fields */
void *priv;
};
struct drm_device {
struct pci_dev *pdev;
void *dev_private;
};
static inline void *kzalloc(size_t size, int flags) {
void* ptr = malloc(size);
memset(ptr, 0, size);
return ptr;
}
static inline void writel(u32 val, volatile void *addr) {
*(u32*)addr = val;
}
static inline u32 readl(const volatile void *addr) {
return *(u32*)addr;
}
static inline void writew(u16 val, volatile void *addr) {
*(u16*)addr = val;
}
static inline u16 readw(const volatile void *addr) {
return *(u16*)addr;
}
static inline void writeb(u8 val, volatile void *addr) {
*(u8*)addr = val;
}
static inline u8 readb(const volatile void *addr) {
return *(u8*)addr;
}
static inline int pci_read_config_dword(struct pci_dev *dev, int where,
u32 *val)
{
*val = pci_read_config32(dev, where);
return 0;
}
static inline int pci_write_config_dword(struct pci_dev *dev, int where,
u32 val)
{
pci_write_config32(dev, where, val);
return 0;
}
static inline int pci_read_config_byte(struct pci_dev *dev, int where,
u8 *val)
{
*val = pci_read_config8(dev, where);
return 0;
}
static inline struct resource* resource_at_bar(struct pci_dev *dev, u8 bar) {
struct resource *res = dev->resource_list;
int i;
for (i = 0; i < bar; i++) {
res = res->next;
if (res == NULL)
return NULL;
}
return res;
}
static inline resource_t pci_resource_len(struct pci_dev *dev, u8 bar) {
struct resource *res = resource_at_bar(dev, bar);
if (res)
return res->size;
else
return 0;
}
static inline resource_t pci_resource_start(struct pci_dev *dev, u8 bar) {
struct resource *res = resource_at_bar(dev, bar);
if (res)
return res->base;
else
return 0;
}
static inline unsigned int ioread32(void __iomem *p) {
return readl(p);
}
static inline void iowrite32(u32 val, void __iomem *p) {
writel(val, p);
}
static inline unsigned int ioread16(void __iomem *p) {
return readw(p);
}
static inline void iowrite16(u16 val, void __iomem *p) {
writew(val, p);
}
static inline unsigned int ioread8(void __iomem *p) {
return readb(p);
}
static inline void iowrite8(u8 val, void __iomem *p) {
writeb(val, p);
}
static inline unsigned int ioread_cbio32(void __iomem *p) {
return inl((uint16_t)((intptr_t)p));
}
static inline void iowrite_cbio32(u32 val, void __iomem *p) {
outl(val, (uint16_t)((intptr_t)p));
}
static inline unsigned int ioread_cbio16(void __iomem *p) {
return inw((uint16_t)((intptr_t)p));
}
static inline void iowrite_cbio16(u16 val, void __iomem *p) {
outw(val, (uint16_t)((intptr_t)p));
}
static inline unsigned int ioread_cbio8(void __iomem *p) {
return inb((uint16_t)((intptr_t)p));
}
static inline void iowrite_cbio8(u8 val, void __iomem *p) {
outb(val, (uint16_t)((intptr_t)p));
}
static inline void msleep(unsigned int msecs) {
udelay(msecs * 1000);
}
#endif
|
