1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <delay.h>
#include <arch/io.h>
#include <device/device.h>
#include "gmux.h"
#include "chip.h"
static int gmux_index_wait_ready(void)
{
int i = 200;
u8 gwr = inb(GMUX_IOSTART + GMUX_PORT_WRITE);
while (i && (gwr & 0x01)) {
inb(GMUX_IOSTART + GMUX_PORT_READ);
gwr = inb(GMUX_IOSTART + GMUX_PORT_WRITE);
udelay(100);
i--;
}
return !!i;
}
static int gmux_index_wait_complete(void)
{
int i = 200;
u8 gwr = inb(GMUX_IOSTART + GMUX_PORT_WRITE);
while (i && !(gwr & 0x01)) {
gwr = inb(GMUX_IOSTART + GMUX_PORT_WRITE);
udelay(100);
i--;
}
if (gwr & 0x01)
inb(GMUX_IOSTART + GMUX_PORT_READ);
return !!i;
}
u8 gmux_pio_read8(u8 port)
{
return inb(GMUX_IOSTART + port);
}
u8 gmux_index_read8(u8 port)
{
u8 val;
gmux_index_wait_ready();
outb(port, GMUX_IOSTART + GMUX_PORT_READ);
gmux_index_wait_complete();
val = inb(GMUX_IOSTART + GMUX_PORT_VALUE);
return val;
}
void gmux_pio_write8(u8 port, u8 val)
{
outb(val, GMUX_IOSTART + port);
}
void gmux_index_write8(u8 port, u8 val)
{
outb(val, GMUX_IOSTART + GMUX_PORT_VALUE);
gmux_index_wait_ready();
outb(port, GMUX_IOSTART + GMUX_PORT_WRITE);
gmux_index_wait_complete();
}
u32 gmux_pio_read32(u8 port)
{
return inl(GMUX_IOSTART + port);
}
u32 gmux_index_read32(u8 port)
{
u32 val;
gmux_index_wait_ready();
outb(port, GMUX_IOSTART + GMUX_PORT_READ);
gmux_index_wait_complete();
val = inl(GMUX_IOSTART + GMUX_PORT_VALUE);
return val;
}
u8 gmux_read8(const struct device *dev, u8 port)
{
const struct drivers_apple_hybrid_graphics_config
*config = dev->chip_info;
if (config->gmux_indexed)
return gmux_index_read8(port);
else
return gmux_pio_read8(port);
}
void gmux_write8(const struct device *dev, u8 port, u8 val)
{
const struct drivers_apple_hybrid_graphics_config
*config = dev->chip_info;
if (config->gmux_indexed)
gmux_index_write8(port, val);
else
gmux_pio_write8(port, val);
}
u32 gmux_read32(const struct device *dev, u8 port)
{
const struct drivers_apple_hybrid_graphics_config
*config = dev->chip_info;
if (config->gmux_indexed)
return gmux_index_read32(port);
else
return gmux_pio_read32(port);
}
void gmux_dgpu_power_enable(const struct device *dev, bool enable)
{
if (enable) {
gmux_write8(dev, GMUX_PORT_DISCRETE_POWER, 1);
gmux_write8(dev, GMUX_PORT_DISCRETE_POWER, 3);
} else {
gmux_write8(dev, GMUX_PORT_DISCRETE_POWER, 1);
gmux_write8(dev, GMUX_PORT_DISCRETE_POWER, 0);
}
}
void gmux_switch(const struct device *dev, bool dgpu)
{
if (dgpu) {
gmux_write8(dev, GMUX_PORT_SWITCH_DDC, 2);
gmux_write8(dev, GMUX_PORT_SWITCH_DISPLAY, 3);
} else {
gmux_write8(dev, GMUX_PORT_SWITCH_DDC, 1);
gmux_write8(dev, GMUX_PORT_SWITCH_DISPLAY, 2);
}
}
|
