1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <cpu/cpu.h>
#include <device/device.h>
#include <cpu/x86/topology.h>
#define CPUID_EXTENDED_CPU_TOPOLOGY2 0x1f
#define CPUID_EXTENDED_CPU_TOPOLOGY 0x0b
#define LEVEL_TYPE_CORE 2
#define LEVEL_TYPE_SMT 1
#define CPUID_CPU_TOPOLOGY(x, val) \
(((val) >> CPUID_CPU_TOPOLOGY_##x##_SHIFT) & CPUID_CPU_TOPOLOGY_##x##_MASK)
#define CPUID_CPU_TOPOLOGY_LEVEL_TYPE_SHIFT 0x8
#define CPUID_CPU_TOPOLOGY_LEVEL_TYPE_MASK 0xff
#define CPUID_CPU_TOPOLOGY_LEVEL(res) CPUID_CPU_TOPOLOGY(LEVEL_TYPE, (res).ecx)
#define CPUID_CPU_TOPOLOGY_LEVEL_BITS_SHIFT 0x0
#define CPUID_CPU_TOPOLOGY_LEVEL_BITS_MASK 0x1f
#define CPUID_CPU_TOPOLOGY_THREAD_BITS(res) CPUID_CPU_TOPOLOGY(LEVEL_BITS, (res).eax)
#define CPUID_CPU_TOPOLOGY_CORE_BITS(res, threadbits) \
((CPUID_CPU_TOPOLOGY(LEVEL_BITS, (res).eax)) - threadbits)
/* Return the level shift for the highest supported level (the package) */
static enum cb_err get_cpu_package_bits(uint32_t *package_bits)
{
struct cpuid_result cpuid_regs;
int level_num, cpu_id_op = 0;
const uint32_t cpuid_max_func = cpuid_get_max_func();
/*
* Not all CPUs support this, those won't get topology filled in here.
* CPU specific code can do this however.
*/
if (cpuid_max_func >= CPUID_EXTENDED_CPU_TOPOLOGY2)
cpu_id_op = CPUID_EXTENDED_CPU_TOPOLOGY2;
else if (cpuid_max_func >= CPUID_EXTENDED_CPU_TOPOLOGY)
cpu_id_op = CPUID_EXTENDED_CPU_TOPOLOGY;
else
return CB_ERR;
*package_bits = level_num = 0;
cpuid_regs = cpuid_ext(cpu_id_op, level_num);
/*
* Sub-leaf index 0 enumerates SMT level, some AMD CPUs leave this CPUID leaf
* reserved so bail out. Cpu specific code can fill in the topology later.
*/
if (CPUID_CPU_TOPOLOGY_LEVEL(cpuid_regs) != LEVEL_TYPE_SMT)
return CB_ERR;
do {
*package_bits = (CPUID_CPU_TOPOLOGY(LEVEL_BITS, (cpuid_regs).eax));
level_num++;
cpuid_regs = cpuid_ext(cpu_id_op, level_num);
/* Stop when level type is invalid i.e 0. */
} while (CPUID_CPU_TOPOLOGY_LEVEL(cpuid_regs));
return CB_SUCCESS;
}
void set_cpu_node_id_leaf_1f_b(struct device *cpu)
{
static uint32_t package_bits;
static enum cb_err package_bits_ret;
static bool done = false;
if (!done) {
package_bits_ret = get_cpu_package_bits(&package_bits);
done = true;
}
const uint32_t apicid = cpu->path.apic.initial_lapicid;
/*
* If leaf_1f or leaf_b does not exist don't update the node_id.
*/
if (package_bits_ret == CB_SUCCESS)
cpu->path.apic.node_id = (apicid >> package_bits);
}
/* Get number of bits for core ID and SMT ID */
static enum cb_err get_cpu_core_thread_bits(uint32_t *core_bits, uint32_t *thread_bits)
{
struct cpuid_result cpuid_regs;
int level_num, cpu_id_op = 0;
const uint32_t cpuid_max_func = cpuid_get_max_func();
/*
* Not all CPUs support this, those won't get topology filled in here.
* CPU specific code can do this however.
*/
if (cpuid_max_func < CPUID_EXTENDED_CPU_TOPOLOGY)
return CB_ERR;
cpu_id_op = CPUID_EXTENDED_CPU_TOPOLOGY;
*core_bits = level_num = 0;
cpuid_regs = cpuid_ext(cpu_id_op, level_num);
/*
* Sub-leaf index 0 enumerates SMT level, some AMD CPUs leave this CPUID leaf
* reserved so bail out. Cpu specific code can fill in the topology later.
*/
if (CPUID_CPU_TOPOLOGY_LEVEL(cpuid_regs) != LEVEL_TYPE_SMT)
return CB_ERR;
*thread_bits = CPUID_CPU_TOPOLOGY_THREAD_BITS(cpuid_regs);
do {
level_num++;
cpuid_regs = cpuid_ext(cpu_id_op, level_num);
if (CPUID_CPU_TOPOLOGY_LEVEL(cpuid_regs) == LEVEL_TYPE_CORE) {
*core_bits = CPUID_CPU_TOPOLOGY_CORE_BITS(cpuid_regs, *thread_bits);
break;
}
/* Stop when level type is invalid i.e 0 */
} while (CPUID_CPU_TOPOLOGY_LEVEL(cpuid_regs));
return CB_SUCCESS;
}
static void set_cpu_topology(struct device *cpu, unsigned int node,
unsigned int package, unsigned int core,
unsigned int thread)
{
cpu->path.apic.node_id = node;
cpu->path.apic.package_id = package;
cpu->path.apic.core_id = core;
cpu->path.apic.thread_id = thread;
}
void set_cpu_topology_from_leaf_b(struct device *cpu)
{
static uint32_t core_bits, thread_bits;
static enum cb_err core_thread_bits_ret;
static bool done = false;
if (!done) {
core_thread_bits_ret = get_cpu_core_thread_bits(&core_bits, &thread_bits);
done = true;
}
const uint32_t apicid = cpu->path.apic.initial_lapicid;
uint32_t package_id, core_id, thread_id;
/*
* If leaf_b does not exist set the following best-guess defaults:
* - 1 package
* - no SMP
* - core_id = apicid
* CPU specific code can always update these later on.
*/
if (core_thread_bits_ret != CB_SUCCESS) {
package_id = 0;
core_id = apicid;
thread_id = 0;
} else {
package_id = apicid >> (thread_bits + core_bits);
core_id = (apicid >> thread_bits) & ((1 << core_bits) - 1);
thread_id = apicid & ((1 << thread_bits) - 1);
}
set_cpu_topology(cpu, 0, package_id, core_id, thread_id);
}
|
