summaryrefslogtreecommitdiff
path: root/src/cpu/intel/slot_2/Kconfig
blob: 53f79adb522287726ae5bb7498743ed3d3a6d2f8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
##
## This file is part of the coreboot project.
##
## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

config CPU_INTEL_SLOT_2
	bool

config DCACHE_RAM_SIZE
	hex
	default 0x01000
	depends on CPU_INTEL_SLOT_2