1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* Microcode update for Intel PIII and later CPUs */
#include <stdint.h>
#include <stddef.h>
#include <cbfs.h>
#include <arch/cpu.h>
#include <console/console.h>
#include <cpu/x86/msr.h>
#include <cpu/intel/microcode.h>
#include <smp/spinlock.h>
DECLARE_SPIN_LOCK(microcode_lock)
struct microcode {
u32 hdrver; /* Header Version */
u32 rev; /* Update Revision */
u32 date; /* Date */
u32 sig; /* Processor Signature */
u32 cksum; /* Checksum */
u32 ldrver; /* Loader Revision */
u32 pf; /* Processor Flags */
u32 data_size; /* Data Size */
u32 total_size; /* Total Size */
u32 reserved[3];
};
struct ext_sig_table {
u32 ext_sig_cnt;
u32 ext_tbl_chksm;
u32 res[3];
};
struct ext_sig_entry {
u32 sig;
u32 pf;
u32 chksm;
};
static inline u32 read_microcode_rev(void)
{
/* Some Intel CPUs can be very finicky about the
* CPUID sequence used. So this is implemented in
* assembly so that it works reliably.
*/
msr_t msr;
asm volatile (
"xorl %%eax, %%eax\n\t"
"xorl %%edx, %%edx\n\t"
"movl $0x8b, %%ecx\n\t"
"wrmsr\n\t"
"movl $0x01, %%eax\n\t"
"cpuid\n\t"
"movl $0x08b, %%ecx\n\t"
"rdmsr\n\t"
: /* outputs */
"=a" (msr.lo), "=d" (msr.hi)
: /* inputs */
: /* trashed */
"ebx", "ecx"
);
return msr.hi;
}
#define MICROCODE_CBFS_FILE "cpu_microcode_blob.bin"
void intel_microcode_load_unlocked(const void *microcode_patch)
{
u32 current_rev;
msr_t msr;
const struct microcode *m = microcode_patch;
if (!m)
return;
current_rev = read_microcode_rev();
/* No use loading the same revision. */
if (current_rev == m->rev) {
printk(BIOS_INFO, "microcode: Update skipped, already up-to-date\n");
return;
}
#if ENV_RAMSTAGE
/*SoC specific check to update microcode*/
if (soc_skip_ucode_update(current_rev, m->rev)) {
printk(BIOS_DEBUG, "Skip microcode update\n");
return;
}
#endif
msr.lo = (unsigned long)m + sizeof(struct microcode);
msr.hi = 0;
wrmsr(IA32_BIOS_UPDT_TRIG, msr);
current_rev = read_microcode_rev();
if (current_rev == m->rev) {
printk(BIOS_INFO, "microcode: updated to revision "
"0x%x date=%04x-%02x-%02x\n", read_microcode_rev(),
m->date & 0xffff, (m->date >> 24) & 0xff,
(m->date >> 16) & 0xff);
return;
}
printk(BIOS_INFO, "microcode: Update failed\n");
}
uint32_t get_current_microcode_rev(void)
{
return read_microcode_rev();
}
uint32_t get_microcode_rev(const void *microcode)
{
return ((struct microcode *)microcode)->rev;
}
uint32_t get_microcode_size(const void *microcode)
{
return ((struct microcode *)microcode)->total_size;
}
uint32_t get_microcode_checksum(const void *microcode)
{
return ((struct microcode *)microcode)->cksum;
}
static struct ext_sig_table *ucode_get_ext_sig_table(const struct microcode *ucode)
{
struct ext_sig_table *ext_tbl;
/* header + ucode data blob size */
u32 size = ucode->data_size + sizeof(struct microcode);
ssize_t ext_tbl_len = ucode->total_size - size;
if (ext_tbl_len < (ssize_t)sizeof(struct ext_sig_table))
return NULL;
ext_tbl = (struct ext_sig_table *)((uintptr_t)ucode + size);
if (ext_tbl_len < (sizeof(struct ext_sig_table) +
ext_tbl->ext_sig_cnt * sizeof(struct ext_sig_entry)))
return NULL;
return ext_tbl;
}
static const void *find_cbfs_microcode(void)
{
const struct microcode *ucode_updates;
struct ext_sig_table *ext_tbl;
size_t microcode_len;
u32 eax;
u32 pf, rev, sig, update_size;
msr_t msr;
struct cpuinfo_x86 c;
ucode_updates = cbfs_map(MICROCODE_CBFS_FILE, µcode_len);
if (ucode_updates == NULL)
return NULL;
rev = read_microcode_rev();
eax = cpuid_eax(1);
get_fms(&c, eax);
sig = eax;
pf = 0;
if ((c.x86_model >= 5) || (c.x86 > 6)) {
msr = rdmsr(IA32_PLATFORM_ID);
pf = 1 << ((msr.hi >> 18) & 7);
}
printk(BIOS_DEBUG, "microcode: sig=0x%x pf=0x%x revision=0x%x\n",
sig, pf, rev);
while (microcode_len >= sizeof(*ucode_updates)) {
/* Newer microcode updates include a size field, whereas older
* containers set it at 0 and are exactly 2048 bytes long */
if (ucode_updates->total_size) {
update_size = ucode_updates->total_size;
} else {
printk(BIOS_SPEW, "Microcode size field is 0\n");
update_size = 2048;
}
/* Checkpoint 1: The microcode update falls within CBFS */
if (update_size > microcode_len) {
printk(BIOS_WARNING, "Microcode header corrupted!\n");
break;
}
if ((ucode_updates->sig == sig) && (ucode_updates->pf & pf))
return ucode_updates;
/* Check if there is extended signature table */
ext_tbl = ucode_get_ext_sig_table(ucode_updates);
if (ext_tbl != NULL) {
int i;
struct ext_sig_entry *entry = (struct ext_sig_entry *)(ext_tbl + 1);
for (i = 0; i < ext_tbl->ext_sig_cnt; i++, entry++) {
if ((sig == entry->sig) && (pf & entry->pf)) {
return ucode_updates;
}
}
}
ucode_updates = (void *)((char *)ucode_updates + update_size);
microcode_len -= update_size;
}
return NULL;
}
const void *intel_microcode_find(void)
{
static bool microcode_checked;
static const void *ucode_update;
if (microcode_checked)
return ucode_update;
/*
* Since this function caches the found microcode (NULL or a valid
* microcode pointer), it is expected to be run from BSP before starting
* any other APs. This sequence is not multithread safe otherwise.
*/
ucode_update = find_cbfs_microcode();
microcode_checked = true;
return ucode_update;
}
void intel_update_microcode_from_cbfs(void)
{
const void *patch = intel_microcode_find();
spin_lock(µcode_lock);
intel_microcode_load_unlocked(patch);
spin_unlock(µcode_lock);
}
void intel_reload_microcode(void)
{
if (!CONFIG(RELOAD_MICROCODE_PATCH))
return;
u32 current_rev;
msr_t msr;
const struct microcode *m = intel_microcode_find();
if (!m) {
printk(BIOS_ERR, "microcode: failed because no ucode was found\n");
return;
}
printk(BIOS_INFO, "microcode: Re-load microcode patch\n");
msr.lo = (unsigned long)m + sizeof(struct microcode);
msr.hi = 0;
wrmsr(IA32_BIOS_UPDT_TRIG, msr);
current_rev = read_microcode_rev();
if (current_rev == m->rev) {
printk(BIOS_INFO, "microcode: updated to revision "
"0x%x date=%04x-%02x-%02x\n", read_microcode_rev(),
m->date & 0xffff, (m->date >> 24) & 0xff,
(m->date >> 16) & 0xff);
return;
}
printk(BIOS_ERR, "microcode: Re-load failed\n");
}
#if ENV_RAMSTAGE
__weak int soc_skip_ucode_update(u32 current_patch_id,
u32 new_patch_id)
{
return 0;
}
#endif
|