blob: 44b2d2733488e643c9726c547e072c313680ef8e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef _MCALL_H
#define _MCALL_H
// NOTE: this is the size of hls_t below. A static_assert would be
// nice to have.
#if __riscv_xlen == 64
#define HLS_SIZE 88
#endif
#if __riscv_xlen == 32
#define HLS_SIZE 52
#endif
/* We save 37 registers, currently. */
#define MENTRY_FRAME_SIZE (HLS_SIZE + 37 * __SIZEOF_POINTER__)
#ifndef __ASSEMBLER__
#include <arch/encoding.h>
#include <arch/smp/atomic.h>
#include <stdint.h>
typedef struct {
unsigned long dev;
unsigned long cmd;
unsigned long data;
unsigned long sbi_private_data;
} sbi_device_message;
struct blocker {
void *arg;
void (*fn)(void *arg);
atomic_t sync_a;
atomic_t sync_b;
};
typedef struct {
sbi_device_message *device_request_queue_head;
unsigned long device_request_queue_size;
sbi_device_message *device_response_queue_head;
sbi_device_message *device_response_queue_tail;
int hart_id;
int ipi_pending;
uint64_t *timecmp;
uint64_t *time;
void *fdt;
struct blocker entry;
} hls_t;
_Static_assert(
sizeof(hls_t) == HLS_SIZE,
"HLS_SIZE must equal to sizeof(hls_t)");
#define MACHINE_STACK_TOP() ({ \
/* coverity[uninit_use] : FALSE */ \
register uintptr_t sp asm ("sp"); \
(void*)((sp + RISCV_PGSIZE) & -RISCV_PGSIZE); })
// hart-local storage, at top of stack
#define HLS() ((hls_t*)(MACHINE_STACK_TOP() - HLS_SIZE))
#define OTHER_HLS(id) ((hls_t*)((void*)HLS() + RISCV_PGSIZE * ((id) - HLS()->hart_id)))
#define MACHINE_STACK_SIZE RISCV_PGSIZE
// need to call this before launching linux
void hls_init(uint32_t hart_id, void *fdt);
/* This function is used to initialize HLS()->time/HLS()->timecmp */
void mtime_init(void);
/*
* This function needs be implement by SoC code.
* Although the privileged instruction set defines that MSIP will be
* memory-mapped, but does not define how to map. SoC can be implemented as
* a bit, a byte, a word, and so on.
* So we can't provide code that is related to implementation.
*/
void set_msip(int hartid, int val);
#endif // __ASSEMBLER__
#endif
|
