summaryrefslogtreecommitdiff
path: root/src/acpi/dsdt_top.asl
blob: 7539f00e5714c643a408ff0d52ffb2de744035db (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
/* SPDX-License-Identifier: GPL-2.0-only */

#include <acpi/acpigen_extern.asl>

#if CONFIG(CHROMEOS_NVS)
/* ChromeOS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
#endif

/* Operating system enumeration. */
Name (OSYS, 0)

/* 0 => PIC mode, 1 => APIC Mode */
Name (PICM, 0)

/* Power state (AC = 1) */
Name (PWRS, 1)

/*
 * The _PIC method is called by the OS to choose between interrupt
 * routing via the i8259 interrupt controller or the APIC.
 *
 * _PIC is called with a parameter of 0 for i8259 configuration and
 * with a parameter of 1 for Local Apic/IOAPIC configuration.
 */

Method (_PIC, 1)
{
	/* Remember the OS' IRQ routing choice. */
	PICM = Arg0
}

#if CONFIG(ECAM_MMCONF_SUPPORT)
Scope(\_SB) {
	/* Base address of PCIe config space */
	Name(PCBA, CONFIG_ECAM_MMCONF_BASE_ADDRESS)

	/* Length of PCIe config space, 1MB each bus */
	Name(PCLN, CONFIG_ECAM_MMCONF_LENGTH)

	/* PCIe Configuration Space */
	OperationRegion(PCFG, SystemMemory, PCBA, PCLN) /* Each bus consumes 1MB */

	/* From the Linux documentation (Documentation/PCI/acpi-info.rst):
	 * [6] PCI Firmware 3.2, sec 4.1.2:
	 *     If the operating system does not natively comprehend reserving the
	 *     MMCFG region, the MMCFG region must be reserved by firmware.  The
	 *     address range reported in the MCFG table or by _CBA method (see Section
	 *     4.1.3) must be reserved by declaring a motherboard resource.  For most
	 *     systems, the motherboard resource would appear at the root of the ACPI
	 *     namespace (under \_SB) in a node with a _HID of EISAID (PNP0C02), and
	 *     the resources in this case should not be claimed in the root PCI bus's
	 *     _CRS.  The resources can optionally be returned in Int15 E820 or
	 *     EFIGetMemoryMap as reserved memory but must always be reported through
	 *     ACPI as a motherboard resource.
	 */
	Device (PERC)	// PCI ECAM Resource Consumption
	{
		Name (_HID, EisaId("PNP0C02"))
		Method (_CRS, 0, Serialized)
		{
			Name (RBUF, ResourceTemplate ()
			{
				QWordMemory (ResourceConsumer, PosDecode, MinFixed, MaxFixed,
				    NonCacheable, ReadWrite,
				    0x0000000000000000, // Granularity
				    0x0000000000000000, // _MIN
				    0x0000000000000001, // _MAX
				    0x0000000000000000, // Translation
				    0x0000000000000002, // _Len
				    ,, _Y00, AddressRangeMemory, TypeStatic)
			})
			CreateQWordField (RBUF, \_SB.PERC._CRS._Y00._MIN, MIN1)
			CreateQWordField (RBUF, \_SB.PERC._CRS._Y00._MAX, MAX1)
			CreateQWordField (RBUF, \_SB.PERC._CRS._Y00._LEN, LEN1)
			MIN1 = CONFIG_ECAM_MMCONF_BASE_ADDRESS
			MAX1 = (MIN1 + CONFIG_ECAM_MMCONF_LENGTH -1)
			LEN1 = CONFIG_ECAM_MMCONF_LENGTH
			Return (RBUF)
		}
	}
}
#endif