1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
/*
*
* Copyright (C) 2008 Advanced Micro Devices, Inc.
* Copyright (C) 2008 coresystems GmbH
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#ifndef _ARCH_IO_H
#define _ARCH_IO_H
#include <inttypes.h>
/*
* readb/w/l writeb/w/l are deprecated. use read8/16/32 and write8/16/32
* instead for future development.
*
* TODO: make the existing code use read8/16/32 and write8/16/32 then remove
* readb/w/l and writeb/w/l.
*/
#define readb(_a) (*(volatile const unsigned char *) (_a))
#define readw(_a) (*(volatile const unsigned short *) (_a))
#define readl(_a) (*(volatile const unsigned int *) (_a))
#define writeb(_v, _a) (*(volatile unsigned char *) (_a) = (_v))
#define writew(_v, _a) (*(volatile unsigned short *) (_a) = (_v))
#define writel(_v, _a) (*(volatile unsigned int *) (_a) = (_v))
static inline __attribute__((always_inline)) uint8_t read8(const volatile void *addr)
{
return *((volatile uint8_t *)(addr));
}
static inline __attribute__((always_inline)) uint16_t read16(const volatile void *addr)
{
return *((volatile uint16_t *)(addr));
}
static inline __attribute__((always_inline)) uint32_t read32(const volatile void *addr)
{
return *((volatile uint32_t *)(addr));
}
static inline __attribute__((always_inline)) uint64_t read64(const volatile void *addr)
{
return *((volatile uint64_t *)(addr));
}
static inline __attribute__((always_inline)) void write8(volatile void *addr, uint8_t value)
{
*((volatile uint8_t *)(addr)) = value;
}
static inline __attribute__((always_inline)) void write16(volatile void *addr, uint16_t value)
{
*((volatile uint16_t *)(addr)) = value;
}
static inline __attribute__((always_inline)) void write32(volatile void *addr, uint32_t value)
{
*((volatile uint32_t *)(addr)) = value;
}
static inline __attribute__((always_inline)) void write64(volatile void *addr, uint64_t value)
{
*((volatile uint64_t *)(addr)) = value;
}
static inline unsigned int inl(int port)
{
unsigned long val;
__asm__ __volatile__("inl %w1, %0" : "=a"(val) : "Nd"(port));
return val;
}
static inline unsigned short inw(int port)
{
unsigned short val;
__asm__ __volatile__("inw %w1, %w0" : "=a"(val) : "Nd"(port));
return val;
}
static inline unsigned char inb(int port)
{
unsigned char val;
__asm__ __volatile__("inb %w1, %b0" : "=a"(val) : "Nd"(port));
return val;
}
static inline void outl(unsigned int val, int port)
{
__asm__ __volatile__("outl %0, %w1" : : "a"(val), "Nd"(port));
}
static inline void outw(unsigned short val, int port)
{
__asm__ __volatile__("outw %w0, %w1" : : "a"(val), "Nd"(port));
}
static inline void outb(unsigned char val, int port)
{
__asm__ __volatile__("outb %b0, %w1" : : "a"(val), "Nd"(port));
}
static inline void outsl(int port, const void *addr, unsigned long count)
{
__asm__ __volatile__("rep; outsl" : "+S"(addr), "+c"(count) : "d"(port));
}
static inline void outsw(int port, const void *addr, unsigned long count)
{
__asm__ __volatile__("rep; outsw" : "+S"(addr), "+c"(count) : "d"(port));
}
static inline void outsb(int port, const void *addr, unsigned long count)
{
__asm__ __volatile__("rep; outsb" : "+S"(addr), "+c"(count) : "d"(port));
}
static inline void insl(int port, void *addr, unsigned long count)
{
__asm__ __volatile__("rep; insl" : "+D"(addr), "+c"(count) : "d"(port)
: "memory");
}
static inline void insw(int port, void *addr, unsigned long count)
{
__asm__ __volatile__("rep; insw" : "+D"(addr), "+c"(count) : "d"(port)
: "memory");
}
static inline void insb(int port, void *addr, unsigned long count)
{
__asm__ __volatile__("rep; insb" : "+D"(addr), "+c"(count) : "d"(port)
: "memory");
}
#endif
|
