summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2012-11-06acpi: Add support for DMAR tables (Intel IOMMU support)Patrick Georgi
2012-11-06Drop redundant CHIP_NAME in mainboard.cKyösti Mälkki
2012-11-06smsc/lpc47n227: Make early_serial usablePatrick Georgi
2012-11-06cpu/intel/model_1067x: Add proper c-state/p-state/thermal supportNico Huber
2012-11-06intel/socket_BGA956: enable speedstep, CAR, MMX, SSEPatrick Georgi
2012-11-06Add name field for deviceKyösti Mälkki
2012-11-05Overhaul speedstep codeNico Huber
2012-11-05Fix some indentation flaws and break very long linesNico Huber
2012-11-02remove enable_cache() of 3 mainboardsSiyuan Wang
2012-11-02Persimmon: disable the unconnected Full-Speed USB portDave Frodin
2012-11-02AMD agesa: add enable cache at the end of disable_cache_as_ramSiyuan Wang
2012-11-02Correct FSB reading in speedstep ACPINico Huber
2012-11-02Fix some issues with new "reference" toolchainStefan Reinauer
2012-11-01Merge cpu/intel/acpi.h into cpu/intel/speedstep.hNico Huber
2012-10-30Add support for socket LGA775Stefan Tauner
2012-10-30Fix ExecuteFinalHltInstruction function in f15h family codeKostr
2012-10-30AMD SB800: PCIE slots on PersimmonZheng Bao
2012-10-29Drop get_smbios_data from chip_operationsKyösti Mälkki
2012-10-29Fix reading of number of interrupts for IO-APICsNico Huber
2012-10-29Hide all _ROM_RUN Kconfig options if the payload is SeaBIOSPeter Stuge
2012-10-29Run option ROMs in coreboot by default only if the payload is not SeaBIOSPeter Stuge
2012-10-29Clarify that _ROM_RUN Kconfig options control if ROMs are run by corebootPeter Stuge
2012-10-28IEI PM-LX2-800-R10: Added preliminary mainboard supportRicardo Martins
2012-10-27Take care of NULL chip_ops->nameKyösti Mälkki
2012-10-26iwave/iWRainbowG6: use 16bit access for a register which is not 32bit alignedSebastian Andrzej Siewior
2012-10-26northbridge/sch: move the \n so it reads a little betterSebastian Andrzej Siewior
2012-10-26iwave/iWRainbowG6: remove USE_DCACHE_RAMSebastian Andrzej Siewior
2012-10-26northbridge/sch: read the size of main memory from the proper registerSebastian Andrzej Siewior
2012-10-26northbridge/sch: Read the GPU memory from the correct PCI deviceSebastian Andrzej Siewior
2012-10-26northbridge/sch: don't overwrite hightables with GPU / TSEG memorySebastian Andrzej Siewior
2012-10-24Trinity: Initialize the pointer prior to using itZheng Bao
2012-10-22change conflicted typedef in src/vendorcode/amd/agesa/f15/Porting.hSiyuan Wang
2012-10-16Update SeaBIOS stable to the release-1.7.1 commitPeter Stuge
2012-10-10bachmann/ot200: Fix wrong IRQ number for PIRQDChristian Gmeiner
2012-10-10iei/kino-780am2: Turn on PCIe bridge to 2nd ethernet controller.Dave Frodin
2012-10-08hpet: common ACPI generationPatrick Georgi
2012-10-08Every chip must have chip_operationsKyösti Mälkki
2012-10-07Take care of NULL chip_ops->nameKyösti Mälkki
2012-10-07Fix typo in mPGA603 socketKyösti Mälkki
2012-10-07Remove chip.h files without config structureKyösti Mälkki
2012-10-07Revert order in VGA device choiceKostr
2012-10-05Mainboard: Fix IO-HUB link number in Dinar mainboardKostr
2012-10-05Provide access to smaller registers in eregsPatrick Georgi
2012-10-05Use mainboard_interrupt_handlers everywherePatrick Georgi
2012-10-05YABEL: Common API to register interrupt handlersPatrick Georgi
2012-10-04add tyan s8226: add a new mainboardSiyuan Wang
2012-10-04pirq_routing: Allow routing with more than 4 PIRQ linksAlexandru Gagniuc
2012-10-02Fix compilation without CONFIG_WRITE_HIGH_TABLES.Denis 'GNUtoo' Carikli
2012-09-28AMD Hudson: Printf the high address as unsigned integerZheng Bao
2012-09-25HAVE_HIGH_TABLES is gonePatrick Georgi
2012-09-24AMD hudson: Round the float pointing number to integerZheng Bao
2012-09-19cimx sb700: change Platform.h to remove some warningsSiyuan Wang
2012-09-19agesa fam15 northbridge: change lapic_id to accommodate two CPUsSiyuan Wang
2012-09-19C32 legacy code: change CONFIG_CPU_AMD_SOCKET_C32 to CONFIG_CPU_AMD_SOCKET_C3...Siyuan Wang
2012-09-17AMD Hudson: use awk to calulate instead of exprZheng Bao
2012-09-17Set SMBIOS mainboard version based on i2c eepromChristian Gmeiner
2012-09-17Add i2c eeprom to device treeChristian Gmeiner
2012-09-13Mahogany_Fam10: Fixes an apparent ACPI VGA resource collision.Dave Frodin
2012-09-13Fix tracing compilation on SMM enabled targets.Rudolf Marek
2012-09-12Fix VT8237S USB IRQ routingRudolf Marek
2012-09-07superio winbond w83627dhg: add a function which is used on tyan s8226Siyuan Wang
2012-09-06IEI/KINO: Fixes an apparent ACPI VGA resource collision.Dave Frodin
2012-09-05VIA Nano: Add support for VIA Nano CPUsAlexandru Gagniuc
2012-09-05buildsystem: Make CPU microcode updating more configurableAlexandru Gagniuc
2012-08-30AMD S3: The offset of the nv storage depends on config.hZheng Bao
2012-08-30ioapic driver: typedef the ioapic_config struct (TRIVIAL)Alexandru Gagniuc
2012-08-28Fix AMD UMA for RS780Kyösti Mälkki
2012-08-28AMD hudson: Complete the missing ruleZheng Bao
2012-08-27Drop unused ISA Pnp definitionsKyösti Mälkki
2012-08-27SB700/SP5100: This configures the HPET clock period.Dave Frodin
2012-08-27AMD Hudson: Move the combining firmware from Python to sh.Zheng Bao
2012-08-27Intel model_106cx: change CAR to HT-capableKyösti Mälkki
2012-08-27AMD northbridges: factor out CPU allocationKyösti Mälkki
2012-08-27AMD northbridges: rewrite CPU allocationKyösti Mälkki
2012-08-25MPTABLE: check for fixed IRQ entries on all pinsSven Schnelle
2012-08-25Fix mptable build troublesKyösti Mälkki
2012-08-22LUMPY: Add information to generate MPTABLE from devicetree.cbSven Schnelle
2012-08-22Auto-declare chip_operationsKyösti Mälkki
2012-08-22mptable: bring sanity back to mptable generation (TRIVIAL)Alexandru Gagniuc
2012-08-21Change to allow coreboot to use "add-payload" instead of "add" for payload im...Dave Frodin
2012-08-21Don't write automatic IRQ entries for disabled devicesSven Schnelle
2012-08-15coreboot: Dump memory around problem area when encountering exceptionAlexandru Gagniuc
2012-08-13AMD Hudson: Enable HD audiozbao
2012-08-09Replicate TOP_MEM and TOP_MEM2 from BSP to AP CPUKyösti Mälkki
2012-08-09AMD northbridge: copy TOP_MEM and TOP_MEM2 for distributionKyösti Mälkki
2012-08-09Sandybridge: Fix integer overrun in romstage udelay()Stefan Reinauer
2012-08-09Synchronize rdtsc instructionsStefan Reinauer
2012-08-08Do not allow modifying memory table directlyKyösti Mälkki
2012-08-08Cleanup coreboot memory table includesKyösti Mälkki
2012-08-08Fix SMBIOS generationStefan Reinauer
2012-08-08Drop HAVE_MAINBOARD_RESOURCESKyösti Mälkki
2012-08-07Siemens SiteMP: drop add_mainboard_resources()Kyösti Mälkki
2012-08-07Move cpus_ready_for_init() to AMD K8Kyösti Mälkki
2012-08-07Sandy/Ivy Bridge and Cougar/Panther Point: Fix namesStefan Reinauer
2012-08-07bd82x6x: Add beep commandsDylan Reid
2012-08-06AMD RS690: mark MMCONF resource as reserved MEMKyösti Mälkki
2012-08-05AMD f15: Change multiply ONE_MB to bit shifting (Propagation)zbao
2012-08-05AMD SB: Call the rtc update if needed (Propagation)zbao
2012-08-05Technexion TIM5690: drop add_mainboard_resources()Kyösti Mälkki
2012-08-05AMD S3: Remove the hardcoded volatile positionzbao
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-27 06:51:31 +0000