index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vendorcode
/
amd
/
agesa
/
f16kb
/
Proc
/
CPU
Age
Commit message (
Expand
)
Author
2019-07-19
src: Make implicit fall throughs explicit
Jacob Garber
2019-05-20
src/vendorcode/amd/agesa/f16kb: Update microcode to version 0x7000110 2018-02-09
Mike Banon
2019-05-06
Fix code that would trip -Wtype-limits
Julius Werner
2018-10-23
src: Typo fix (cosmetic)
Peter Lemenkov
2018-05-03
vendorcode/amd/agesa: Fix variable length array declaration
Kyösti Mälkki
2018-05-03
vendorcode/amd/agesa: Fix variable length array declaration
Paul Menzel
2017-08-31
AGESA f16kb vendorcode: Split to Makefile.inc files
Kyösti Mälkki
2017-03-09
AGESA: Make eventlog more tolerant to failures
Kyösti Mälkki
2017-03-09
AGESA: Apply a threshold on event logging
Kyösti Mälkki
2016-01-07
src/vendorcode/amd: correct spelling of MTRR
Paul Menzel
2015-10-30
vendorcode/amd: 64bit fixes
Stefan Reinauer
2015-01-14
vendorcode/amd/agesa: Remove UCODE_VS_FLAG() macro unused variable
Edward O'Callaghan
2014-05-22
vendorcode/amd/agesa/f*: Fix typo in header guards
Edward O'Callaghan
2013-10-15
vendorcode/amd/agesa/f16kb: Update Kabini PI from v1.0.0.0 to v1.0.0.7
WANG Siyuan
2013-08-04
AMD Kabini: Add AGESA/PI code for new processor family
Siyuan Wang