summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f12/Proc
AgeCommit message (Expand)Author
2014-11-13vendorcode/amd/agesa/f1{0,2,4,5}: Typo in header guardEdward O'Callaghan
2014-11-03AGESA f12: Add "const" modifiersPatrick Georgi
2014-07-18vendorcode/amd/agesa: Use macros already defined in stdlib.hEdward O'Callaghan
2014-07-10vendorcode/amd/agesa/f12: Trivial - drop whitespaces in .hEdward O'Callaghan
2014-07-10vendorcode/amd/agesa/f12: Trivial - drop trailing whitespacesEdward O'Callaghan
2014-05-22vendorcode/amd/agesa/f*: Fix typo in header guardsEdward O'Callaghan
2014-05-19vendorcode/amd/agesa: Logic typo in GfxPowerPlayLocateTdpEdward O'Callaghan
2014-05-19amd/agesa: Implicit assigment between enum without castEdward O'Callaghan
2014-04-09vendorcode/amd/agesa: Do not hardcode ROM base addressAlexandru Gagniuc
2013-12-07Correct file permissions.Idwer Vollering
2013-12-07src/vendorcode/amd: remove Visual Studio remnants.Idwer Vollering
2013-12-05AMD IMC AGESA: Access the data in stack by correct lengthZheng Bao
2013-09-24southbridge/cimx/sb900: Rename headers to match sb700 & sb800Corey Osgood
2013-05-03AMD SATA: Correct »them implement« to »then implement« in commentsPaul Menzel
2013-02-18AMD Family12h: Fix warningsMartin Roth
2013-01-02AGESA: Use `Flag=AGESA_SUCCESS` instead of `TRUE` in DMI related functionsAladyshev Konstantin
2012-05-10Unmark source files as executablesAlec Ari
2011-09-15AMD Agesa macro expansion fixefdesign98
2011-08-06Update AMD F14 Agesa to support Rev C0 cpusefdesign98
2011-06-21Add AMD Family 12 cpu Agesa codeefdesign98
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 04:45:47 +0000