index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
sch
/
Kconfig
Age
Commit message (
Expand
)
Author
2016-05-17
intel/sch: Merge northbridge and southbridge in src/soc
Stefan Reinauer
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-08
Remove empty lines at end of file
Elyes HAOUAS
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-28
Kconfig whitespace fixes
Martin Roth
2014-02-16
usbdebug: Remove EHCI_DEBUG_OFFSET
Kyösti Mälkki
2013-07-30
Makefile: Fix adding intel/common
Kyösti Mälkki
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-11-14
Move HAVE_SMI_HANDLER from mainboards to chipsets
Stefan Reinauer
2012-10-08
hpet: common ACPI generation
Patrick Georgi
2012-02-17
intel/sch: Move HAVE_HARD_RESET to southbridge
Patrick Georgi
2011-10-28
Get rid of the old romstage-as-bootblock ROM layout
Patrick Georgi
2010-12-27
Intel SCH: make state machine binary selection available in Kconfig for now.
Stefan Reinauer
2010-12-18
Support Intel SCH (Poulsbo) and add iwave/iWRainbowG6 board
Patrick Georgi