index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
lynxpoint
/
usb_xhci.c
Age
Commit message (
Expand
)
Author
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-07-11
intel/lynxpoint: Allow to always route USB3 ports to XHCI
Stefan Reinauer
2014-07-11
intel/lynxpoint: Work around XHCI resume issues
Duncan Laurie
2014-07-11
intel/lynxpoint: xhci: Revert suspend/resume changes
Duncan Laurie
2014-07-05
intel/lynxpoint: xhci: Port reset changes on suspend/resume
Duncan Laurie
2014-06-25
intel/lynxpoint: xhci: Update magic bits to new magic values
Duncan Laurie
2014-06-21
intel boards: Use acpi_is_wakeup_s3()
Kyösti Mälkki
2013-12-21
lynxpoint: Fix an issue clearing port change status bits
Duncan Laurie
2013-12-21
lynxpoint: Fix issues with XHCI init
Duncan Laurie
2013-12-21
lynxpoint: Route all USB ports to XHCI in finalize step
Duncan Laurie
2013-12-21
lynxpoint: Move USB SMI sleep code to separate USB files
Duncan Laurie
2013-11-25
lynxpoint: Enable USB clock gating, late setup, and sleep prep
Duncan Laurie