summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/usb_xhci.c
AgeCommit message (Expand)Author
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-07-11intel/lynxpoint: Allow to always route USB3 ports to XHCIStefan Reinauer
2014-07-11intel/lynxpoint: Work around XHCI resume issuesDuncan Laurie
2014-07-11intel/lynxpoint: xhci: Revert suspend/resume changesDuncan Laurie
2014-07-05intel/lynxpoint: xhci: Port reset changes on suspend/resumeDuncan Laurie
2014-06-25intel/lynxpoint: xhci: Update magic bits to new magic valuesDuncan Laurie
2014-06-21intel boards: Use acpi_is_wakeup_s3()Kyösti Mälkki
2013-12-21lynxpoint: Fix an issue clearing port change status bitsDuncan Laurie
2013-12-21lynxpoint: Fix issues with XHCI initDuncan Laurie
2013-12-21lynxpoint: Route all USB ports to XHCI in finalize stepDuncan Laurie
2013-12-21lynxpoint: Move USB SMI sleep code to separate USB filesDuncan Laurie
2013-11-25lynxpoint: Enable USB clock gating, late setup, and sleep prepDuncan Laurie
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 13:13:47 +0000