summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/pch.c
AgeCommit message (Expand)Author
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2018-12-28sb/intel/lynxpoint: Handle H81 only having 6 PCIe root portsTristan Corrick
2018-12-07src/southbridge: Get rid of device_tElyes HAOUAS
2018-10-18src/{sb/intel,mb/google/auron}: Don't use device_tElyes HAOUAS
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2013-12-05lynxpoint: disable pcie devices based on configAaron Durbin
2013-12-02lynxpoint: move all pcie device handling to pcie.cAaron Durbin
2013-12-02lynxpoint: expose pch_disable_devfn()Aaron Durbin
2013-12-02lynxpoint: expose iobp functionsAaron Durbin
2013-11-25lynxpoint: Enable SerialIO clock in PCI modeDuncan Laurie
2013-03-22Fix compilation of Intel LynxPoint based boardsStefan Reinauer
2013-03-21lynxpoint: Add helper functions for reading PM and GPIO baseDuncan Laurie
2013-03-21lynxpoint: Add function for checking for LP chipsetDuncan Laurie
2013-03-17lynxpoint: Add support for disabling ULT devicesDuncan Laurie
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
2013-03-14lynxpoint: Update IOBP programming methodDuncan Laurie
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-08 15:55:51 +0000