summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/early_pch.c
AgeCommit message (Expand)Author
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2018-11-01sb/intel/lynxpoint: Provide a function for mainboard super I/O configTristan Corrick
2018-10-08src: Use tabs for indentationElyes HAOUAS
2018-08-13src: Get rid of non-local header treated as localElyes HAOUAS
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2016-02-23southbridge/intel/lynxpoint: Use common gpio.cPatrick Rudolph
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-07-05intel/lynxpoint: Export pch_enable_lpc() for Super I/O systemsStefan Reinauer
2013-12-18lynxpoint: Don't write to non-existent EHCIDuncan Laurie
2013-11-25slippy: Minor vboot related fixesDuncan Laurie
2013-11-24slippy: Prepare LPC IO decode ranges for ECDuncan Laurie
2013-09-21timestamps intel: Move timestamp scratchpad to chipsetKyösti Mälkki
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21lynxpoint: Enable EC IO ports 0x62/0x66Duncan Laurie
2013-03-21LynxPoint: Move RCBA helper function to its own fileDuncan Laurie
2013-03-18lynxpoint: Move a bit of generic RCBA into early_pchDuncan Laurie
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-02 06:29:55 +0000