| Age | Commit message (Expand) | Author |
|---|---|---|
| 2015-05-21 | Remove address from GPLv2 headers | Patrick Georgi |
| 2014-07-17 | southbridge,ASL: Trivial - drop trailing blank lines at EOF | Edward O'Callaghan |
| 2013-12-21 | lynxpoint: XHCI: Don't put device in D3 in _PS0 Method | Duncan Laurie |
| 2013-12-21 | lynxpoint: Fix an issue clearing port change status bits | Duncan Laurie |
| 2013-12-21 | lynxpoint: XHCI: Advertise D3 as lowest wake state | Duncan Laurie |
| 2013-12-21 | lynxpoint xhci: Add ACPI D0/D3 workarounds | Duncan Laurie |
| 2013-12-03 | lynxpoint: Fix LPT-LP PME_B0 bit offset in ACPI _PRW objects | Duncan Laurie |
| 2013-11-25 | lynxpoint: Fix XHCI controller device in ACPI | Duncan Laurie |
| 2013-03-14 | haswell: Add initial support for Haswell platforms | Aaron Durbin |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |