index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
lynxpoint
/
acpi
/
usb.asl
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-04
src/southbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2017-05-31
sb/lynxpoint: add missing USB port defs
Matt DeVillier
2017-05-31
sb/lynxpoint: add ACPI method to generate USB port info
Matt DeVillier
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-07-17
southbridge,ASL: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2013-12-21
lynxpoint: XHCI: Don't put device in D3 in _PS0 Method
Duncan Laurie
2013-12-21
lynxpoint: Fix an issue clearing port change status bits
Duncan Laurie
2013-12-21
lynxpoint: XHCI: Advertise D3 as lowest wake state
Duncan Laurie
2013-12-21
lynxpoint xhci: Add ACPI D0/D3 workarounds
Duncan Laurie
2013-12-03
lynxpoint: Fix LPT-LP PME_B0 bit offset in ACPI _PRW objects
Duncan Laurie
2013-11-25
lynxpoint: Fix XHCI controller device in ACPI
Duncan Laurie
2013-03-14
haswell: Add initial support for Haswell platforms
Aaron Durbin