summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/i82801jx.c
AgeCommit message (Expand)Author
2024-01-31include/device/device.h: Remove CHIP_NAME() macroNicholas Sudsgaard
2020-08-12sb/intel/i82801jx: Drop is-mobile checksAngel Pons
2020-06-12sb/intel/i82801jx: Use PCI bitwise opsAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-01sb/intel/i82801jx: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-04-04src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-12-19src/southbridge: Remove unused <stdlib.h>Elyes HAOUAS
2019-08-21southbridge/intel: Tidy up preprocessor and headersKyösti Mälkki
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-01-06device: Use pcidev_path_on_root()Kyösti Mälkki
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2018-08-16sb/intel/i82801[ij]x: do not set Chipset Initialization Register (CIR) 5Stefan Tauner
2018-08-14sb/intel/i82801[ij]x: use (more) RCBA register names instead of magic numbersStefan Tauner
2018-05-24sb/intel/i82801jx: Get rid of device_tElyes HAOUAS
2017-07-21I82801JX: Add IS_ENABLED around config optionsMartin Roth
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-16 01:17:11 +0000