aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/sata.c
AgeCommit message (Expand)Author
2019-11-21nb/sb/cpu: Drop Intel Rangeley supportArthur Heymans
2019-08-21intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki
2019-03-21{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2018-05-22sb/intel/fsp_rangeley: Get rid of device_tElyes HAOUAS
2016-08-28src/southbridge: Add required space before opening parenthesis '('Elyes HAOUAS
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-14Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth
2015-10-03Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 18:07:31 +0000