summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/acpi
AgeCommit message (Expand)Author
2019-01-07sb/intel/fsp_rangeley: Fix typo in GPIO LevelElyes HAOUAS
2018-06-14src: Get rid of unneeded whitespaceElyes HAOUAS
2018-05-09src/southbridge: Serialize methods with named objects insideMartin Roth
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2015-12-06intel/fsp_rangeley: change non-existent config options to #definesMartin Roth
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-14Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth
2015-10-03Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc
2015-05-21Kill ENABLE_TPM.Vladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2014-11-25intel: Remove IRQ1 from possible PIRQ assignemnt.Vladimir Serbinenko
2014-11-08fsp_rangeley: Switch to per-device ACPIVladimir Serbinenko
2014-08-18southbridge/intel/fsp_rangeley: fix to include irqroute.h twiceMartin Roth
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 18:47:33 +0000