summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_bd82x6x/me_8.x.c
AgeCommit message (Expand)Author
2018-06-04src: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-05-22sb/intel/fsp_bd82x6x: Get rid of device_tElyes HAOUAS
2018-05-08src/southbridge: Add required space before the open parenthesisElyes HAOUAS
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-22Revert "Remove sandybridge and ivybridge FSP code path"Martin Roth
2015-10-03Remove sandybridge and ivybridge FSP code pathAlexandru Gagniuc
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-12-02Replace hlt with halt()Patrick Georgi
2014-06-21intel boards: Use acpi_is_wakeup_s3()Kyösti Mälkki
2013-12-04Add Intel FSP bd82x6x southbridge supportMarc Jones
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-20 06:49:15 +0000