summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/early_me.c
AgeCommit message (Expand)Author
2022-03-08timestamps: Rename timestamps to make names more consistentJakub Czapiga
2022-02-07treewide: Remove "ERROR: "/"WARN: " prefixes from log messagesJulius Werner
2022-01-05src/southbridge: Remove unused <string.h>Elyes HAOUAS
2021-03-01sb/intel/bd82x6x: Turn ME PCI register structs into unionsAngel Pons
2021-02-13sb/intel/bd82x6x: Clean up early_me.c cosmeticsAngel Pons
2021-02-07sb/intel: Extract `set_global_reset` functionAngel Pons
2020-09-21src/southbridge: Drop unneeded empty linesElyes HAOUAS
2020-06-10sb/intel/bd82x6x: Use PCI bitwise opsAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-04-29sb/intel/bd82x6x: Use system_reset()Elyes HAOUAS
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2018-12-19southbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS
2018-05-29sb/intel/{bd82x6x,ibexpeak}: Fix out of bounds access in intel_me_status()Nicola Corna
2017-09-19sb/intel/bd82x6x: Add awareness of ME's Alt Disable ModeNathaniel Roach
2017-09-13sb/intel/bd82x6x: Add time-stamp around ME DRAM updateNathaniel Roach
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-07-31src/southbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2014-12-02Replace hlt with halt()Patrick Georgi
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer