summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/bootblock.c
AgeCommit message (Expand)Author
2023-12-23sb/intel/bd82x6x: Honor POST code Kconfig optionKeith Hui
2020-06-27sb/intel/bd82x6x: Use common early SPI codeAngel Pons
2020-06-10sb/intel/bd82x6x: Use PCI bitwise opsAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-12-14bootblock: Provide some common prototypesKyösti Mälkki
2019-11-18nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2018-06-21Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans
2018-02-27sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans
2017-05-05sb/intel/bd82x6x/bootblock: Use register namePatrick Rudolph
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-07-07timestamp: remove conditional #if CONFIG_COLLECT_TIMESTAMPSAaron Durbin
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-11-05soutbridge/*/bootblock: Use pci_dev_t over device_t typedefEdward O'Callaghan
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-12SPI: Configure Software Sequence SPI Freq to match descriptorDuncan Laurie
2012-07-24RTC: Enable extended CMOS in the bootblockDuncan Laurie
2012-04-27Cougar Point southbridge: Add includes and drop post_code()Stefan Reinauer
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer